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SUMMARY
This document is the final report covering work performed in the study
of state-of-the-art static inverter designs under Contract NAS9 -5580. This
report covers the time from January 6, 1966, to June 6, 1966.
It presents the research of the state-of-the-art inverter designs and the
selection of a design approach to fulfill the objective foi the proposed inverter.
As part of this report the recommended design is analyzed, the primary circuit
is developed, and recommendations for design objectives and design requirements
are made.
	 —	 -	 -
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a=	 I. INTRODUCTION
In aircraft, satellite, or spacecraft applications the source of power is
i	 generally derived from some DC source such as a battery or fuel cell. ThisE
raw DC power must be conditioned by static inverters and/or static converters
to a useable form before it reaches the utilizing equipment.
Since the utilizing equipment may -consist of radar, altitude control,
communication and other life support or operation equipment, the inverter
or converter must be most reliable. Also these units must have an efficiency
as high as possible, while keeping their weight as light as practical. These
objectives (reliability, efficiency, weight) may be specified but, in general,
=	 the specified values a a minimum quantities and it is desirable that they be 	 -
exceeded whenever possible.
In the design of an inverter the approach chosen ha, a direct bearing on
each of the above design objectives, as well as on the ability of the inverter to
meet general specification requirements. In this phase of the program, research
-
	
	 of the state of the art in inverter design has led to development of an advanced
design for a multiple-purpose inverter.
The first section of this report is devoted to the state-of-the-art studir.
In this study, basic inverter design concepts are reviewed. The ability of
each design concept to develop an inverter which can meet the design specifi-
cations is discussed. To aid in these discussions, a simplified circuit diagram
and waveshapes are illustrated for each design.
The selected design is explained in detail. Operation of the individual
circuits is explained. The relationship between design requirements and
circuit functions is also covered. The circuit is analyzed and basic circuit
components are selected. The waveforms of this design and similar designs
are compared and analyzed for optimum circuit design and component selection.
The requirement of "switching-speed-of-transistors vs. frequency-of-operation-
for -transformer-and-filter-design" is discussed. Preliminary qua.ntative
reliability analysis is made to weigh redundancy considerations. Other reliability
considerations are also discussed.
— -	 2
The preliminary circuit diagram and a proposed bill of material is
developed. To establish system performance and physical characteristics,
a detailed loss , or efficiency-and-weight, study is made. The possible
design configuration is outlined for evaluation.
Design specifications are reviewed and recommendations made for the
final design. These recommendations are made on a basis of possible trade-
offs between various performance parameters and design goals.
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li
it
(1
fl
fi
Ii. STATE -OF-THE.-ART STUDY
INTRODUCTION
The main purpose of the study phase of this program has been to search the
state of the art in inverter design for a design that can produce an inverter to meet
the design requirements of the proposed multiple-purpose inverter. Many excel-
lent designs have been used often to produce a number of well-engineered
inverters. Since most of these basic designs have been analyzed at different
times in detail, only a brief description of the circuit of each and its major dis-
advantage is given. This report cannot be considered complete in that rapidly
advancing state of the art in design and components brings about new concepts
continually. It is the intent of this report to include those designs considered
feasible at this time.
The basic function of an inverter is to transform input DC power to usable
AC power of the correct voltage and frequency. This transformation requires two
basic functions in the inverter: (1) a switching device to convert the DC voltage to4.
an AC voltage; and (2) a scaling device, such as a transformer, to convert the AC
voltage to the proper level.
Most solid-state inverters are designed around two basic types of switch-
ing devices; i. e. , a power transistor and a silicon-controlled rectifier (SCR). The
SCR, in general, has a much higher voltage range than the transistor; however, the
SCR suffers from two basic problems -- turnOFF control and switching speed. In
most inverter designs the SCRs must be forced to turn OFF, thus they require more
circuits than transistor designs. The transistor, in turn, has lower current-carry-
ing ability and requires more drive power than the SCR. For the expected power
level and operating conditions, the transistor is considered the best device for this
application. Thus, the various circuits are explained on the basis of using power
transistors for the major switching devices. Most of these circuits would work
equally well, however, using SCRs and with only slight circuit modifications.
The transformer (which scales the voltage) and the filter (which shapes the
voltar?e) together form the major weight-determining elements in an inverter. 	 —_
4
_	
	 — The transformer is not only used to scale the output voltage, but is also
utilized to isolate various DC and AC circuits -- a prime requirement of many
--	 systems.
Inductors and capacitors utilized in the output filter for waveshaping are
also used in various input filter configurations to form AC impedance barriers
between the DC power source and the inverter. Since these items make up a large
part of ;he inverter weight, it is of paramount importance that their use be kept to
a minimum. Filtering can be reduced through linear operation of the transistor;
_— however, losses are prohibitive in most power inverter applications. Investigation
of the -carious inverter designs attempted to evaluate such problems in conjunction
-- with the overall design requirements.
B. = DISCUSSION OF INVERTER TYPES
=_ ---- This discussion of inverter designs covers not only the more complex
state-of-the-art designs but also the simpler basic designs. The simpler designs
are used as an introduction to the more complex designs. Discussion of the
simpler circuit is held to a minimum since these circuits have been studied in
previous reports and are well known to the industry. Circuits discussed:
H
1. PARALLEL INVERTER
2. CHOPPER REGULATED PARALLEL INVERTER
3. PULSE-WIDTH REGULATED PARALLEL INVERTER
4. SERIES CONNECTED PARALLEL INVERTER
5. BRIDGE INVERTER
6. STEP-WAVE INVERTER
7. HIGH-FREQUENCY STEP-WAVE INVERTER
8. HIGH-FREQUENCY DC-DC COrlVER TER -INVERTER
9. PULSE-WIDTH MODULATED INVERTER
10. PHASE-DEMODULATED INVERTER
1.	 Parallel Inverter (Figure 1)
The first design to be considered and one of the most basic designs
Lo uuu parallel inverter. The schematic for this circuit is illustrated in Figure la.
i^	 The main switching elements are power transistors S1 and S2. These transistors
are o perated as switches; i. e. , they are either OFF or ON, and are operated in a
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push-pull mode. This process produces a squarewave voltage (Eout) as illus- -
trated in Figure lb. This squarewave voltage is filtered to produce a low-distorted
sine wave, also illustrated in Figure lb. The filter requirements are determined
by the maximum harmonic of this waveform - approximately 48 percent.
--	 2.	 Chopper Regulated Parallel Inverter (Figure 2)
To be of use, the output voltage must be regulated by some means
because a change in input DC voltage or load causes a change in the output AC
voltage. One method of achieving this is to regulate the input DC voltage before
it goes to the inverter. This regulation can be accomplished by using a series
regulator or a chopper regulator. Due to the excessive power dissipation of a
series regulator, only the chopper regulator is discussed.
A simple chopper regulator circuit is illustrated in Figure 2a. The
chopper regulator consists of OFF-ON switch-transistor S1 and an L-C filter. S1
is turned OFF and ON as a function of the output DC level. The voltage out of S1
is illustrated in Figure 2e. As the input voltage, Figure 2b, changes levels, the
OFF-ON time ratio of S1 changes. Choke L, in the filter, is designed for a mini-
mum load current and a maximum OFF time of transistor S1. To provide a
current path for load current when the transistor is OFF, fly-back diode D1 is
provided. Typical currents for the transistor and the diode are illustrated in
Figures 2c and 2d.
Output regulation of the inverter is a direct function of the DC
voltage out of the chopper regulator. If the inverter output must be well regulated,
output of the chopper is made a function of the AC output by connecting the AC out-
put to the regulator. Any change in the AC output is reflected as a DC error signal
to the regulator which causes a change in the DC output of the chopper.
	
3.	 = Pulse-Width Regulated Parallel Inverter (Figure 3)
-- A second method of regulation for a parallel inverter is termed
pulse-width control. This type of control produces a quasi-squarewave. Output
sine wave voltage E is a direct function of the width of the quasi-squarewave and
can be expressed mathematically by the Fourier Series:
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Inspection of this equation shows that the function 9 controls the amplitude of the
harmonic voltages as well as the fundamental voltage, A plot of this equation is
shown in Figure 4. As seen in the plot, as ® varies then the amount of total
harmonic content varies. This variation places additional requirements on the
harmonic filter because it has to be designed to handle higher voltages and to block
out :-pore of the harmonic as compared with the fundamental.
Much of the information presented on the parallel inverter is well
known to the inverter field; however, it is the basic design for almost all inverters
and a general discussion of its operation is prerequisite to the later design dis-
cussions. This discussion of the parallel inverter should riot be considered
complete, however, in any way since many of the basic design problems, such as
reactive currents, are not covered at ail.
The basic disadvantage of the parallel inverter is the weight of
the transformer and filter. For this reason this basic approach in itself is not
given further consideration.
4.	 Series Connected Parallel Inverter (Figure 5)
A second basic design to be considered is the seri ,2s connected
parallel inverter. The basic schematic for this design is illustrated in Figure 5a.
Inspection of this schematic shows it to be two parallel inverters connected in
series, just as the name implies. Output voltage El of the first inverter is
considered to be the reference for the second inverter. By phase shifting output
voltage E Z
 of the second inverter and adding it to the first inverter, a quasi .
-squarewave voltage is developed. The advantage of this design is that it offers a
low impedance current path for current flow when there is no voltage in the
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quasi- squarewave parallel inverter this presents a problem and causes additional
problems for the filter. Although the low impedance of this circuit reduces the
filter size, it makes poor utilization of the power transformer and power tran-
sistors. The increased size and xeight of the power transformer more than
makes up for the reduced filter weight., thus rifling out use of this design.
5.	 Bridge Inverter (Figure 6)
A design which overcomes the disadvantage of transformer size
and still has a low impedance source is the bridge inverter. (Design schematic;
Figure 6a. ) The voltage wavefor*_ns of Figure 6b and 6c illustrate the output of
two drive transformers used to drive power transistors S1 through S4. When the
voltage of Figure 6b is positive, transistor S1 is ON and S2 is OFF, When it is
negative, S2 is ON and S1 is OFF. When the voltage illustrated in Figure 6c is
posidve, S3 is ON and S4 is OFF, when it is negative, S4 is ON and S3 is OFF.
The output waveform, Figure 6d, may now be developed through
the use of the switching action of the transistors shown in Figure 6b and oc.
During the first time period, T 1 , transistors S1 and S4 are ON while transistors
S2 and S3 are OFF, which, in effect, shorts out the input to the '.ransfor=Tier,
providing a current through transistor Si and diode D4 or transistor S4 ^Lnd diode:
D1. At time period T 2 , transistor S3 turns ON while transistor S4 turns OFF,
connecting the transformer to the battery through transistors S1 and S3. and
producing the output voltage as illustrated. During tare period T 3 , transistors
S2 and S3 are ON while S1 and S4 are OFF ;
 again shorting out the primary of the
transformer. During time period '14, transistor S2 and S4 are Oil, placing the
battery across the transformer bit with an opposite polarity frora that experienced
during time period T2.
This approach is much better than the previous designs; however,
it does not provide any major weight advantage since the transformer must carry
fiindamental voltage. The major dis^idvantage is that each time a set of power
transistors switch conduction states, a short circuit is placed across the input
power source. A second disadvaiit^-:.ge is the requirement of two transistors in
series, thus increasing overall losses. This design is very good, but will riot fulfill
requirements of the proposed inverter.
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i 6.	 Step-Wave Inverter (Figure 7)
i	 The step-wave inverte7 is the first design to offer a major
advantage over the previous designs, For the purpose of discussion the simplest
type of step-wave inverter is used. A schematic of this design is illustrated in
Figure 7a. In this circuit the power transformer primary is tapped to provide
!	 intermediate levels of output voltage. Illustrated in Figure 7f is the output voltage
k	 before and after filtering, termed a six-step equal-time equal-height step-wave
output with a total fundamental value of 1. 35 E, and a total harmonic content of
t	 31 percent of the fundamental. This simple design used for discussion does not
provide minimum distortion vs. number of steps, however.
The output of the parallel inverter illustrated in Figure lb is
considered a two-step equal-time output. The value of the fundamental for this
{	 wave is 0. 9 E and total harmonic content is 48 percent. Thus, by varying the
I	 number of steps, the value of the harmonic can be varied. If the height of the stepst
is varied, distortion is also varied. The height of the steps is not difficult to
r
t change since it requires only a change in the transformer turns ratio. The more
steps taken, however, the more corr.plex the control circuit becomes. Thus, as
the number of steps is increased to reduce the filter requirement, the control
circuit becomes more complex. In the large power unit where the control circuit
weight and size is small, compared with the power stage, more steps can be
taken with a greater advantage than iii smaller VA units.
Table I lists a few of the basic step-wave designs with the
approximate total harmonic content as a percent of the fundamental voltage.
Inspection of this table shows that as the number of steps are increased, the total
distortion. decreases. The biggest drop in distortion is between the two-step and
the six-step waveform. It is also noted that there is an optimum harmonic content
depending upon the step width and step height chosen.
This type design has the advantage of a lightweight filter, but the
power transformer must still carry the fundamental output voltage. A second
disadvantage is no direct means of control of the output voltage. The output is
generally controlled by a chopper regulator on the input as previously discussed.
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TABLE I
STEP-WAVE OUTPUT STEPS VS DISTORTION
WAVE
	 TYPE I %	 TOTALDISTORTION
TWO	 STEP-EQUAL
	
TIME 48.
FOUR	 STEP-EQUAL	 TIME 48.
FOUR	 STEP-UNEQUAL	 TIME	 -1 31.
FOUR	 STEP-UNEQUAL	 TIME	 -11 29.
SIX	 STEP-EQUAL	 TIME-EQUAL	 HEIGHT 31.
SIX	 STEP-UNEQUAL	 TIME-UNEQUAL	 HEIGHT 23.
EIGHT	 STEP-EQUAL	 TIME-UNEQUAL	 HEIGHT 23.
EIGHT	 STEP-UNEQUAL	 TIME-EQUAL	 HEIGHT 11.
EIGHT	 STEP-UNEQUAL	 TIME-UNEQUAL	 HEIGHT 18.
TFN	 STEP-UNEQUAL	 TIME-UNEQUAL	 HEIGHT 15.
TWELVE	 STEP-EQUAL	 TIME-UNEQUAL	 HEIGHT 15.
TWELVE	 STEP-UNEQUAL	 TIME-UNEQUAL	 HEIGHT 12.
SIXTEEN	 STEP-UNEQUAL	 TIME-UNEQUAL	 HEIGHT 10.
EIGHTEEN	 STEP-EQUAL	 TIME-UNEQUAL	 HEIGHT 10.
f
F
i
y
t
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7.	 High-Frequency Step-Wave Inverter (Figure 8)
The high-frequency step-wave inverter is a further improvement
of the basic concept of the step-wave inverter.
The high-frequency step-wave inverter reduces not only filter
requirements by waveshaping, but reduces transformer size through the use of
a high-frequency power stage. A simplified schematic is presented in Figure 8a.
Comparison of i igure 8a with 7a shows that the basic stepping
switches have been moved from the primary of the power transformer to the
secondary. TI-.e power stage consists of a standard parallel inverter operating
at some predetermined high-frequency switching rate. Its frequency is deter-
mined by the number of steps and is some multiple of the output frequency. The
voltage out of this type inverter is a squarewave (Figure 8c) and for the purpose
of discussion is 2800 cycles.
The output is stepped or steered by bilateral switches S3 through
S6. A typical circuit diagram for a bilateral switch is shown in Figure 8b. The
bilateral switch consists of four diodes and a power transistor, and allows current
to flow in either direction whenever the transistor is turned ON.
The output of this inverter (Figure 8d) is easily developed by
following the switching actions and time periods as illustrated.
Figurt 8c represents the basic polarity out of the power trans-
'	 former and is used as F.. reference. At time period TI, bilateral switch S5 is
ON and a negative voltage is irnpressed at point A of the filter. At time period
T2, bilateral switch S5 is still ON, but the output of the power transformer has
reversed polarity. A positive voltage is now imposed at point A of the filter. At
time period T 3 , the output of the transformer again reverses polarity; however,
switch S5 was turned OFF and switch S4 turned ON, applying a positive voltage of
2E to point A of the filter. At time period T 4 , the polarity reverses, switch S4
is turned OFF, switch S6 is turned ON, and a positive voltage of 3E is applied
to point A. By continuing this process, the 14-step step-wave illustrated in
Figure 8d is generated.L18
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This method not only has the advant a ge of low filter requirement
for the output filter, but also the power transformer which does not carry the
fundamental output voltage can be designed for the carrier frequency. This
arrangement allows the transformer to be small, thus bringing about a further
reduction in weight over the standard step-wave inverter.
Again, the disadvantage of this system is that it provides no
direct method of output voltage regulation. This regulation may be accomplished,
however, by use of the input chopper regulator discussed previously. A second
disadvantage is the logic circuit required for correct operation of the bilateral
switches. Even with these disadvantages, this design is considered to be one of
the better designs for a low-weight inverter. It has one major advantage over
many other high-frequency type inverters -- a lows output impedance, that is, it
allows current flow from the load back into the primary.
8.	 High-Frequency DC-DC Converter-Inverter (Figure 9)
The high-frequency DC-DC converter-inverter is basically a.
DC-DC converter with an inverter attached to its output. The converter output
is double ended; that is, it has a positive and a negative output with a common
ground. The converter is followed by an inverter stage which converts the high-
voltage DC to the proper AC voltage and frequency. The circuit for this design
is shown in Figure 9a. If the inverter is of the self-regulating quasi-squarewave
type, then the converter output can be unregulated. If the inverter has a square-
wave output or if it has a fixed output phase angle (9), then the converter output
must be regulated. Figure 9b shows the high-frequency voltage waveform of
the converter power stage. Figure 9c show's the inverter output with a fixed
phase angle, before and after filtering.
This approach offers a design advantage in that the converter
can be operated at an optimum high-frequency, thus reducing the power trans-
former weight. The converter frequency can be selected independent of the
output frequency. The self-regulating type inverter is less complex than the
fixed output type inverter because the converter does not require a preregulator
however, the fixed output inverter may be designed with a phase angle fixed for
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minimum distortion. The reduced inverter output filter requirements may
overcome the additional weight of the DC regulator for the converter input.
The major disadvantage of this system is the DC filter require-
ments for the converter output. If the inverter operates into a reactive load, the
DC filter capacitor must be large enough to store the reactive current to prevent
the DC voltage from beii.g modulated - the major problem area of this design,
9.	 Pulse-Width =Modulated Inverter (Figure 10)
The pulse-width modulate- inverter is one of the more ad-;need
state-of-the-art designs for inverters. This design combines the advantage of
a high-frequency transformer with that of a low-pass AC output filter. The
schematic for the pulse-width modulated inverter (Figure 10a) is very- similar
to that of the high-frequency DC-DC converter-inverter (Figure 9a). The basic
difference is in how the inverter transistors (S3 and S4) are controlled.
In the pulse-width modulated inverter, the inverter transistors
are switched at a high :
 frequency to produce a modulated output at the required
inverter output frequency. This modulated voltage is illustrated in Figure 10c
along with the output sine wave.
By using the time periods of Figure iOc and the schematic of
Figure 10a, basic operation of this circuit can best be explained. The positive
bus, or B+ bus, is connected to the output filter through transistor switch 53
while transistor switch S4 connects the negative bus to the output filter When
switch S3 is ON, the filter has a positive voltage applied to its input terminals.
When S4 is ON, it has a negative voltage applied to its input. Transistors S3
and S4 are never ON at the same time, one is turned ON as the other is turned
OFF. Transistor S4 is ON during time period T l , producing a negative voltage
at the input of the filter at point A. A! time period TZ, S4 turn s OFF and S3
turns ON, applying B+ to the filter. For time period T3, S4 is again ON while
for time period T4 , S3 is ON. This switching produces a series of voltage pulses
at the input of the filter.
Inspection of these pulses shows that positive pulses are wider
22
D3
S3
S 1	D1
S2 3E 02
04
S4
(a)
(b)
L Ll	 JL1 L
IT,
	
IT3 I T4
(c)
FIGURE 10
PULSE- WIDTH
MODULATED INVERTER
23
than negative pulses for this group of time cycles. Further, inspection of Figure
10c shows that there is a burs;, of wide pulses and then a burst of negative pulses.
Since the widths of the pulses are controlled as a function of a sine wave, the
modulated waveform of Figure 10c produces a sine wave when passed through a
low-pass filter.
Design of thu filter is a function of the ratio of the high-frequency
carrier to the low-frequency output. The upper limit of this ratio is limited by the
switching frequency of transistor switches S3 and S4. In determining the operating
frequency, some tradeoff must be made between transformer and filter size and
in-erter efficiency.
Output volt- ge amplitude and frequency are determined by the sine
wave which modulates switches S3 and S4.
	 If the sine wave is fixed, then the
out? . . may be regulated by controlling the DC input voltage.
A second more direct method of regulation is to make the modulat-
ing sine wave a direct function of the output sine wave. When there is a change in
output voltage it is reflected to the sine wave reference directly, making
regulation time a function of the carrier frequency and not the output frequency.
A c-amplete description is not given for this waveform as it is
covered in the main body of the report.
The basic disadvantage of this circuit is reactive curr«it
The DC filters on the output of the converter must be desig , ied to tak:- ^a.re 
	
r<. -
active current flow from the inverter. If this flow is very large, then the size and
i weight become increasingly larger, reducing the size and weight advantage of the
design.
10.	 Phase-Demodulated Inverter (Figure 11)
The phase-demodulated inverter is a new and unique state-of-the-
art inverter developed by Varo in early 1965. The basic design concept was tested
and proved in a 200-VA variable-frequency inverter. The basic circuitry for this
design is illustrated in Figure l la. Input DC power is amplified by a square-
wave parallel inverter at some high frequency predetermined by the design
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requirements. ''he out put of the power transformer is push-pull and is illustrated
in Figure 1 lb and llc. Figure l lb illustrates the voltage as it appears at termi-
nals 4-5 of power transformer Tl. Figure l lc illustrates the voltage that appears
at terminals 5-6 of TI.
Terminals 4 and 6 are connected to the output filter by bilateral
switches S3 and S4. By phasing the operation of switches S3 and S4 correctly,
the high-frequency squarewave out of the power transformer is phase-demodulated
to produce a pulse-width modulated voltage with a sine wave envelope. By the use
o: a simple low-pass filter, the modulated high-frequency wave is smoothed out to
form a low-distorted sine wave.
The output AC voltage and frequency is controlled by varying the
phase-demodulation of the high-frequency squarewave. I igures l lb, 11c, and l ld
show the basic phase relationship of the power transformer output and switches
S3 and S4. At time period T 1 , switch S4 is ON, connecting the negative voltage of
terminal 6 to point A of the filter. At time period T2 , switch S3 is turned ON and
switch S4 is turned OFF, applying the positive voltage of terminal 4 to point A of
the filter. At time period T 3 , ,:he power stage reverses output voltage; however,
transistor S3 stays ON, applying a negative voltage to point A for time period T3.
Switches S3 and S4 again switch ON-OFF states at time period T 4 , again apply:..g
a positive voltage to point A. This switching is continued to produce the pulse-
width modulated voltage waveform ;llustrated in Figure l Id.
Output voltage and amplitude are a direct function of the modulating
sine wave controlling the action of switches S3 and S4. This sine wave is an error
signal developed by comparing the output voltage with a fixed sine wave reference
voltage of the correct amplitude and frequency. This design provides an optimum
in weight reduction since the power transformer is designed for the high-frequency
carrier, the filter is of the low-pass design, and the required control circuit is
not overly complex
A complete description of the operation of this circuit is provided
in this report.
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C.	 DESIGN SELECTION
All of the designs presented have innate advantages and disadvantages.
Selection of the best design weighed the basic design against the operational
requirements of the inverter. Since a !eduction of weight and space is a primary
objective of the program, the first five basic designs can be removed from con-
sideration. This leaves the following designs to be considered:
6. STEP-WAVE INVERTER
7. HIGH-FREQUENCY STEP-WAVE INVERTER
S. HIGH-FREQUENCY DC-DC CONVERTER-INVERTER
9. PULSE-WIDTH MODULATED INVERTER
10. PHASE-DEMODULATED INVERTER
Of the five remaining designs only tl ; step-wave inverter is of the low-
frequency type inverter designs. All of the remaining four designs utilize high-
frequency power amplification in some means. Since the high-frequency step-
wave inverter includes the basic advantage of the step-wave inverter, the step-
wave will not be given further consideration.
One additional consideration to be given is the fact that all of the high-
frequency units require high-voltage transistors. This problem has become less
important than it was a year ago because most major device manufacturing
companies are working on high-voltage devices and rapid advancements are being
made in this field.
Of the four remaining designs, a basic separaticn of ability and dcsi T abi-
lity may be made. Reinspection of Figure 9a and Figure 10a shows that the
high-frequency DC-DC converter-inverter and the Pulse-,Width Modulated Inverter
have the same basic circuit diagram. The pulse-w.d.th modulated inverter has two
basic advantages: lighter weight, utle to iess filtering, and a basic ability to be
3
	
	 paralleled. The converter-inverter approach should prove to be more efficient
since the inverter transistor switch is at a much lowor frequency.
1 The high-frequency step-wave inverter is an excellent design, except for
the input DC regulation requirement. Also, the gating circuit to step and phase
lock the output switches would be more comp l ex than desired when weighed with
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the paralleling and three-phase requirements.
The .Phase -Demodulated -High Frequency Inverter is the most desirable of
the designs considered. It offers a maximum weight reduction with a minimum
of power and control circuitry. The output regulation is a function of the high-
frequency carrier and not the output frequency. The resulting fast response
allows units to be paralleled with a minimum of additional circuitry. Use of the
output sine wave as part of the regulation loop provides for minimum phase
shift of '.he output with respect to the reference, which, in turn, provides for
good phase angle conLrol when units are connected in three-phase configurations.
These and many other advantages are more apparent from the detailed circuit
description.
To provide a basic guide line for inverter selection, the best five designs
are listed in Table II with a few of their evaluating factors. A 1-5 rating consi-
deratior. war, ueed for evaluation, where 1 is the most desirable. These ratings
are provided only as a basic guide since a circuit modification could result in the
re- evaluation of any of the individual ratings.
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III. ELECTRICAL DISCUSSION
A.	 GENERAT, CIRCUIT DESCRIPTION
The Phase- Demodu' ated High-Frequency Inverter was selected not only
for its general design advantages, but also fc.r its overall versatility. This
versatility is being demonstrated in several lightweight, multiple-frequency in-
verters being furnished to the U. S. Array Engineer Research and Development
Laboratories. A list of these units is provided in Appendix B. The inverters
furnished have utilized several basic design configurations, the best of which has
been selected for use in the development of this inverter. 	 '
in the state-of-the-art study, only the basic Phase-Demodulated High-
Frequency Inverter concept was described; however, the design to be utilized for
this application is termed a Phase-Demodulated High-Frequency Bridge Inverter
and has been used in the development of a 250-VA multiple-frequency inverter.
The advantage of the improved design is apparent in the comparison of
output waveforms of the two designs. The output of the Phase-Demodulated High-
Frequency Inverter is illustrated in Figure 12b, while the output of the improved
design is illustrated in 12a. The modulated waveform of Figure 12a requires less
output filtering and also results in less volt-ampere loading of the power trans-
former.
This improvement in design is ' rought about with a minimum of additional
circuitry. Figure 13 is a block diagram for a Phase-Demodulated High-Frequency
Inverter which fulfills the basic design requi rements. Figure 14 is the block
diagram for the Phase-Demodulated High-Frequency Bridge Inverter. The basic
difference in the two designs is the addition of an extra reference comparator cir-
cuit and a demodulator drive circuit.
Figure 14 includes all of the basic functions for single-phase, three-
phase, and parallel operation of the inverter. The connection illustrated is for
single-phase operation. Blank connections F, K, and L are for three-phase and/or
parallel operation which is covered in a later section. A step-by-step discussion
of Figure 14 provides a good understanding of the design concept of the Phase-
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FOLDOUT MULE ,
Demodulated High-Frequency 3ridge Inverter.
To protect the input DC line from RFI and line modulation due to the
inverter, appropriate RFI and power filtering is provided. The RFI filtering is
minor since the input filter suppresses RFI conduction in the input lines.
Power for the various control functions is provided by the control volt:2ge
regulator. This regulator provides all the proper le^,et irnd degree of regul:.'tion.
Operation of the control functions and their relationships to the power
stage and phase demodulator can best be explwined 011rou g :, t"e :..sa c.. WaVn`- ;,-,.-
illustrated in Figure 15. Figure 15a is a simplified schematic of the power st? ge
and the demodulator, and is used to show the proper phase relationships betwe{n
the various waveforms.
The 6400-Hz output of the internal oscillator is illustrated in Figure 15b.
This output is frequency locked to the external signal through the synchronization
circuit. The output of the oscillator provides the reference trigger for the power
stage drive, the reference comparators. and the ccuntdown circuit.
The power stage drive consists primarily of a flip-flop and sever%% power
amplifier stages. The pulse of Figure 15b triggers the flip-flop which is in turn
amplified to produce the 3200-Hz push-pull drive voltage as illustrated in Fig Ire
15c and 15d. This voltage is used to drive the power transistors illustrated as
simple switches S1 and S2 in Figure 15a. Power transformer Tl amplifies this
oltage to the proper level (Figure 15h).
The 6400-.Hz signal is reduced to a 400-Hz squarewive volts ge by the
countdown , 'rcuit. The waveshaper network is in active filter which produces a
precise 400-. Hz sine wave from this squarewave voltage. This differential ;^mpli-
fier compares the output voltage of the inverter with the sine wave reference to
produce a pair of sine wave error signals. These error signals (Figures 15e and
15h) control the output of the inverter. A change in the reference voltage or the
output voltage causes an opposite change in the error signal.
Aiso illustrated in Figures 15e and 15 r^ is a 3200-, Hz ramp waveform
which represents the control voltage of the two reference comparators. These
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ramp voltages are frequency and phase iocked to the output of the power stage.
1	 When the sine wave of Figure 15e crosses the ramp a pulse is generated i.t the
output of reference comparator (A). This pulse triggers a fiip-flop in the demod-
uiator drive (A) to produce a push-pull drive signai as illustrated m F:g-res 15f
-nd 15g. Signal 15f drives bilateral switch S3 while sigr.sl i5g drives bil-ter-i1
switch S4. The sine wave and ramp of Figure 15h, in turr produces ine drive
signals of Figures 15k and 15m. Signal 15k drives bilateral swat h So while 15111
drives bilateral switch S5.
B3 usin,a the time periods il_ustr.ated in Flgur-^ 15p the rel:jtionsh*_p
between the control function is shown as the output - modulates' volt-ge w _, eform
is de-t • eloped.	 At time period T 1 the sire xvave sigr_wA nd rim,) s:gr. _.	 -)f F.2.:re
15h intersect, causing a change in the output of demodui_ator drive iBI which is
reflected in the drive voltages shown in Figures 15k and 15m. This change in
drive -voltage turns switch S6 ON and switch S5 OFF, cunnectir-g ternair_:1 .' of
the outp ,,t filter to terminal 5 of the power transformer. Terrninai 1 of the o_tpat
filter. connected to terminal 4 of the power transformer, did not c^-,%r_ge 5t?tes
at time per:.od T 1 . Negative output voltage, Figure 15h, is _ppted *o the filter
as shown in Figure 15p.
The next time period T2 shows the sine ws.-e and r?.mp sigr__1 ci F_glre
15e intersecting, causing switch S3 to turn OFF an,.-', switch 54 to -ur; ON	 _:.is
` action d ,.sconnects terminal 1 of th, filter from the power tr-.r.sformer _r.d (or_-.ccts
ti	 it to termir_-A 2 of the filter, shorting out the input to the fil*er and open c.ircuit-
ing the secondary of the power transformer.
At time period T3 the output of the power transformer reverses as
illustrated in Figure 15h. Also, at this time the ramps are reset, ".owe.er
there is no switching action of the demodulator switches daring the reset t ing ^crion
Since the dernodulator did not change states, the input to the filtt-r is still _tart
circuited.
At tirrie period T 4 , demodulator switches S3 and S4 ag_i . r^:verse s' r;-s:
switch S3 i., turned ON and switch S4 is turned OFF. This action ag-lit.'_o-netts
terminal 1 )f t ►ie filter to terminal 4 of the transformer. The snort from thr4.
,
filter is removed and the positive voltage of the transformer is connected to the
filter input.
By following the action of the two control ramps and their error sine
waves throughout a complete cycle of the output frequency it is seer. th .t :he
modulated voltage is passed through a low-pass filter to produce the low-distorted
sine wane output voltage.
The inverter is protected from overloads b, the output voltage ser.sor.
W'-en the output exceeds a predetermined level, a voltage sigr.al to the wa-eshaper
network causes the output reference sine wave to decrease, in - ,..:rr. reducing the
output voltage.
B.	 DETAILED CIRCUIT DESCRIPTION (Figure 16)
The completed schematic diagram for the High- Frequency Phase-
Demodulated Bridge Inverter (Figure 16) includes not only the components re-
quired for s.rgle-phase operation but also those required for par -' Lel open do
fthree-phase operation, and parallel-three-phase operation.. To ensure complete
!	
understanding of tl e inverter design concept as well as the operation of each of
the modules, a detailed description of the operation of each module is provided.
The schematic is divided into five mz ,)or sections, the first three sections yl
A2, A3, are control functions, and the list two, A4 and A5 ..re po ,xer func -i. s.
I	
Control sections Al, A2, and A3 represent three possib:e pr;r.ted circu ! t bo rd
I	 arrangements. Section A4 represents the amplifier or drive st-ges (trds fa!_ctiorl
could be one or three separated modules as determined bv the firai mcchanic-A
design). Section A5 is all hardware normally connected to the ns:r. chsssis
because of size or heatsink requirernents.
Discussion of various circuits is not necessarily in the order of their
loca*.:or: or. the schematic, but is in logical sequence of their operation 7ind
relationship to each other:
1. Control Voltage Regulator
2. Synchronization Circuit and Internal Oscillator
t
3	 Power Stage Drive and Power St--g(-
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4. Countdown Circuit and Filter Network
5. Ramp Generator Differential Amplifier and Reference Comparators
6. Demodulator Drives and Demodulator
7. Filtering Output and Input and RFI
8. Voltage and Current Sensing
9. Three--Phase and Parallel Interconnection
1.	 Control Voltage Rulator (Figure 17)
The control voltage regulator contains a chopper regulator, a
series regulator, and a zener regulator. The combined use of several types of
power controls was selected to achieve maximum efficiency with maximum
performance of the control sections.
The chopper regulator is the most efficient, acts as preregulator
for the other regulator circuits and provides all power for the drive circuits.
Through the use of this preregulator, the losses normally associated with series
regulator circuits, zener circuits, and base drive circuits are greatly reduced.
The chopper regulator circuit i.s illustrated in Figure 18.
Transistors Q1, Q2, and Q3 are operated in a saturated switch-
ing mode; that is, they are either ON or OFF. Their ON state is made a direct
function o r
 the output DC level and is controlled by constant current diode CR2.;
zener diode CR3, and tunnel diode CR4.
The DC output voltage level is established by the zener diode
CR3. The constant current diode CR2 limits the current through the zener, thus
allowing a low power zener to be utilized as a reference. The tunnel diode CR4
performs the actual regulation of the period of oscillation determined by the
current through the tunnel diode. When there is an increase in the output voltage,
there is a corresponding increase in the current through CR2, thus causing the
tunnel diode to go into a low impedance state. At this time the voltage across the
tunnel diode increases ; turning transistor Q1 ON, turning OFF transistor Q2,
Q3 in turn causes a drop in the output voltage which reduces the current through
the tunnel diode, returning it to its original state.
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FIGURE 18
CHOPPER REGULATOR
The frequency of oscillation is determined by the LC circuit
and load current which in turn varies the current through CR4. Since the
current through the tunnel diode is a direct function of the voltage out of the
regulator, the tunnel diode regulates the output voltage by controlling the OFF-
ON condition of transistor Q1. The output regulation and ripple is a function of
the zener diode and the tunnel diode. Regulation runs about 2 percent with the
2 percent ripple voltage and an overall efficiency of about 95 percent.
Since many of the control functions cannot tolerate the voltage
variation and ripple of the chopper regulator circuit while maintaining the desired
outp,.t requirements, a separate DC source must be established for these fur..a-
tiors. Tne series regulator provides the precise power requirements of the
control circuits. Since it operates off the chopper regulator out put, its power
dissipation is at a minimum.
The series regulator circuit (Figure 19) is a standard series
regulator in which the output voltage is compared with a reference voltage
established by zener diode CRS. The voltage change of the output is compared
through transistor Q5 and voltage sensing network R6, R5, and CR6. Zener
diode CR6 was added to the sensing network to increase the amount of the error
signal appearing at the base of transistor Q5.
Also illustrated in Figure 19 is the zener diode circuit con-
sisting of R7 and CR7. This circuit establishes required bias levels for the
integrated circuit networks.
The various capacitors illustrated in the various regulator cir-
cuits Lre used for filtering and to help decouple the different regulator circuits.
2.	 Synchronization Circuit and Internal Oscillator
The internal oscillator circuit is a 6400-Hz relaxation oscillator
designed 'around unijunction transistor Q6 in Figure 20. In the free-running mode,
c :pacitor C6 is charged through resistors R13 and R14 anti discharged through
emitter base one junction of transistor Q6 as the firing point of the urijunction
transistor is reached. At this point the current through resistors R13 and R14
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is insufficient to maintain the ON condition in transistor Q6, thus the cycle is
repeated.
The positive voltage-pulse developed across resistor R17 when
transistor Q6 turns ON is amplified and inverted by transistor Q7, providing a
negative pulse to trigger bistable multivibrator Z5. Multivibrator Z5 then
develops a 320J-Hz squarewave.
In the synchronized mode, the input squarewave is transformer
coupled to he base of switching transistor Q4, turning Q4 ON and OFF on
alternate half-cycles. This feature is used to synchronize the unijunction tran-
sistor oscillator to the input signal. Resistor R11 is of sufficiently low value so
that when transistor Q4 is turned ON, capacitor C6 is abruptly charged and
transistor Q6 turns ON. Transistor Q6 remains ON as long as Q4 is ON because
the current through resistor R11 is greater than the holding current for transis-
tor Q6. After one half-cycle, transistor Q4 and, in turn, transistor Q6 turn
OFF. Then capacitor C6 again starts charging through resistors R13 and R14.
Thus, transistor Q6 is actually locked in phase with transistor Q4, and with the
input squarewave.
3.	 Power Stage Drive and Power Stage
The power stage drive is primarily a power amplifier which
amplifies the two squarewave voltages produced by the internal oscillator flip-
flop. This amplifier, or drive circuit, is illustrated in Figure 21. The voltage
at the base of transistor Q1 is illustrated in Figure 22a, while Figure 22b
illustrates the voltage at the base of transistor Q2. When the voltage -` Figure
21a is positive, transistor Q1 is ON, turning transistor Q7 OFF. Tran-istor Q16
is ON at this time, producing a positive voltage at the base of transistor Q13 and
turnin-7 it ON. The collector voltage of Q13 is illustrated in Figure 22c, while
Figure 22d illustrates the collector voltage of transistor Q16. Thus, Figure 22
illustrates the input and output voltages of the drive stage with the proper phasing.
The drive stage also has a secondary function of providing nega-
tive voltage requirements to the differential amplifier and phase-shift network.
This function is accomplished by adding an additional secondary winding to
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4;
1transformer T1. The output of this winding is rectified, filtered, and zenered
to provide precise voltage level.
The primary function of the power stage is to convert the input
DC voltage to an AC voltage and amplify this AC voltage to the proper level for
use by the demodulator stage. The power stage is illustrated in Figure 23 and
consists primarily of a drive transformer, power transi st rs, and a power
transformer.
Drive transformer T1 is used for impedance matching between
the power transistor and the drive stage. The push--pull i.iput to the drive trans-
iormer is illustrated in Figure 24. The voltage at terminal 1 of T1 is illustrated
t in Figure 22a while Figure 22b illustrates the voltage at terminal 3. TRe volt••
ages of terminal 4 are shown in Figure lac while the inverse of this voltage
j appears at terminal 6, Figure 24d. These voltages drive power transistors Q5
through Q10. By using fast-rising squarewave drive voltages, switching losses
are kept to a minimum. Resistors R1 through R6 are current-sharing resistors
used to equalize the drive voltages and currents of the power transistors.
I
Transistors Q5 through Q7 are turned ON when the drive
voltage, Figure 24c, is positive. Transistors Q8 through Q10 are biased OFF
at this time by their drive voltage (Figure 24d). The push-pull action of the
power transistors produces. an
 AC voltage at the primar y
 of power tra.nef^rrn"^r
T8 which is amplified, producing the 3200-liz squarewave voltage illustrated in
Fi gure 24e.
i
4.	 Countdown Circuit and Filter Network
A 400-Hz squarewave is developed by binary countdown from
the 3200-Hz squarewave. Three bistable multi-vibrators are diagr—Tirned in
block form as Z1, Z2, and Z3 in Figure 25, along with the 400-Hz filter circuit.
Transistor Q2 is used as a saturating am plifier to isolate Z31.
from the filter. The filter itself is of the active type, oesigned around a twin-
tee network which is tuned to 400 Hz. Transistor Q5 is an emitter follower inputi`
	 stage. The twin-tee passes all frequencies except 400 Hz to the base of inverting
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r
amplifier stage Q6. Then feedback capacitor C10 provides negative feedback
for all frequencies, except 400 Hz. Thus, the odd harmonic content of the 400-
Hz squarewave is filtered out, leaving a 400-Hz low-distorted sine wave.
5.
	
	 Ramp Generator, Differential Amplifier, and Refe.,cercee^
Comparators (Figure 26)
These four circuits represent the basic feedback or regulator
loop of the inverter. They are illustrated as a group, showing the interrelation-
ships.
The ramp generator (Figure 26) is basically what its name
implies; a circuit that generates a linear ramp function. To provide a detailed
understanding of the operation of the ramp generator, various voltage and
current waveforms are illustrated (Figure 27) along with discussion of how they
are obtained.
If transistor Q4 were ON and a voltage applied to resistor R12,
a voltage would develop at point A, Figure 27a. This is the charging potential
that appears across a capacitor as it is charged through a resistor from a DC
`j	 source. The 3200-Hz squarewave output voltage of the internal oscillator is
z
	
	
integrated to form a 32C0-Hz synchronizing pulse, Figure 27b, at point B. As
this pulse turns transistor Q3 ON, point A is clamped to ground, forcing
capacitor C8 to discharge. The voltage now appearing across capacitor C8,
`	 point A, is illustrated in Figure 27c.
To make the ramp more linear, the charging current mist be
held constant. This is done by holding the voltage across R12 constant.
Resistors R13 and R14 form a voltage divider network to which the base of
transistor Q4 is connected. Diode CRl is for temperature compensation. Since
the base current is small compared with the fixed current of R13 and R14, the
voltage at point C remains fixed. This, in turn, holds the voltage across
resistor R12 constant, producing the sawtooth voltage illustrated in Figure 27d.
Transistors Q5 and Q6 act as emitter followers to produce the ramp currents
(Figure 27e) used by the reference comparator circuits.
I	
The key to the operation of this circuit is the synchronizing
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pulse which prevents transLstor Q4 fr y rn operating out of its active region.i
(If Q4 becomes saturated. t i- -oltage waveform becomes nonlinear. ) The
synchronizing pulse also synchronizes the reference comparator circuits to
be explained later.
The differential amplifier is a high-gain amplifier used to
compare the output voltage with a fixed reference voltage established by the
filter network. The amplifier circuit is illustrated in Figure, 28. So that the
inverter meets the paralleling and three-phase interconnection requirements,
the amplifier is desigiied to provide the correct error signals at points C and
D with predetermined signals at points A and B. This is necessary so that the
inverter may be connected in parallel or three-phase without readjustments.
The amplifier compares the f edback sine wa, a with the
reference sine wave and produces two sine wave error signals. One error
signal is in phase with the output while the other error signal is 180 degrees
out of phase. An increase in the output voltage of the inverter causes a
decrease in the two error signals, thus causing the output voltage to be reduced
	
F	 in proporticn to the change in the error signal. This relationship becomes more
obvious in :he discussion of reference comparators.
The function of the reference comparator circuits is to furnish
two sets of 3200-Hz modulated squarewave drive voltages for the demodulator
stage. Modulation of the squarewave voltages is a function of the sine wave 	 I
error signals and is determined by the reference comparator. Since operation
	
i	 of both reference comparators is identical, a detailed explanation of only one
comparator is given. Waveforms for both circuits are illustrated in Figure 30,
while the schematic diagram for the comparators is illustrated in Figure 29.
The heart of the comparator is tunnel diodes CR2 and CR4.
As is well known, a tunnel diode has a negative resistance region which is a
r
function of the current through the diode. When current through the diode
reaches a predetermined level, known as Ip, voltage across the diode takes tin
immediate step jump to :some :iigher value determined by the load line of the
device. This increase in voltage across the tunnel diode is in the order of
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magnitude of five. Corresponding with this increase in voltage, there is a
decrease in current through the tunnel diode due to its negative resistance
characteristics. This characteristic is utilized to obtain a step voltage
without a corresponding increase in current. Again referring to Figure 29, it
is seen that the step voltage appearing across tunnel diode CR2 turns transistor
Q7 ON.
The waveforms of Figure 30 further illustrate the regulating
action of the tunnel diode. The Ip,or trigger level, of the tunnel diode is
illustrated in Figure 30a. Now, if sinusoidal error current IE from the refer-
ence comparator is superimposed over Ip, then the locus of a new trigger
point, IT, may be plotted (Figure 30b). Trigger point IT of tunnel diode CR2 is
now a sinusoidal function of error signal IE.
By combining sawtooth current IS with trip current IT,
transistor Q7 may be driven in a modulated form. Figure 30c shows that each
time ramp current IS of the sawtooth crosses trip point IT of the tunne l, di,ide,
the tunnel diode changes states, turning transistor Q7 ON. This, in turn, turns
transistor Q9 OFF. Each time the ramp is reset the tunnel diode is reset and
transistor Q7 is turned OFF through Point C which is connected to capacitor C2
in the ramp generator circuit.
The output of transistor Q9 (Figure 30d) drives flip-flop Z2.
When this voltage (Figure 30d) goes negative, the flip-flop reverts states
(Figures 30e and 30f).
Operation of the second reference comparator is identical to
that of the first, exce pt that tunnel diode trip point IT is phase shifted 180
degrees from that of the first reference comparator. The output of transistor
Q10 is the same as illustrated in Figure 10d, except inverted. This output, in
turn, drives flip-flop Z3, which has an output (Figures 30g and 30h).
To ensure proper phasing between the demodulator stage and
the power stage, flip-flops Z2 and Z3 are phase locked to the output of Z5 of
the oscillator circuit through connections d and e.
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6.	 Demodulator Drive and Demodulator (Figure 31)
Demodulator drive stage operation is the same as the power stage
drive operation, thus a detailed discussion is not furnished.
The demodulator drive stage amplifies the signal from the flip-
flop of the reference comparator to a level usable by the demodulator stage
The object of the demodulator stage is to convert the 3200-Hz
squarewave voltage to a pulse-width modulated voltage. Half of the demodulator
stage is illustrated in Figure 32. The complete demodulator (Figure 16) is made
up of four bilateral switches and four base drive impedance-matching networks.
The impedance-matching networks form the same function as the power stage,
except that they have been modified to improve switching characteristics. This
function is described more fully in the Design Analysis section of the report.
The bilateral switches, consisting of transistors Q11 through
Q18 and diodes CR19 through CR34, convert the 3200-Hz squarewave voltage to a
pulse-width modulated voltage. A simplified version of the bilateral switch show-
ing possible current flow is shown in Figure 33.
The simplified schematic of Figure 34 along with the waveforms
of Figure 35 are used to show the phase and modulation operation of the demodula-
tor stage. Figure 34a is the 3200-Hz squarewave out of the power stage. Figure
34b is the push-pull voltage from a reference comparator which controls tt_e
L,Derations of the bilateral switches. When the voltage (Figure 34b) is positive
switch S1 is closed and S2 iE open. The output of the other reference comparator
(Figure 35c) drives switches S3 and S4. When it is positive, S.3 is ON and S4 is
OFF. The demodulator stage output, a 6400-Hz pulse-width modulated voltage
waveform (Figure 35d) may now be developed. To help in the explanation, a set
of reference points (1-8) are added to Figure 35d.
At point 1, the power stage output reverses so that it is negative.
C	 Also, at this time switch 1 and switch 4 are ON dur to the voltage condition illus -
trated in Figures 35b and 35c. This condition places a short circuit on the input
:	 of the filter. Since switches S2 and S3 are OFF, or open, the secondary of the
t	 power transformer is unloaded and there is no voltage at the input of the filter.
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iThis condition is illustrated in simplified form in Figure 36a.
At point 2, the voltage to switches 3 and 4 reverses, turning
switch 4 OFF and turning switch 3 ON. Inspection of Figure 34 shows that under
this condition terminal 1 of the filter is connected to terminal 4 of the power
stage and terminal 5 of the power stage is connected to terminal 2 of the filter.
Since the output or the transformer (4 to 5) is negative, then a negative '-oltage
I appears at the input of the filter. This circuit is illustrated in Figure 36b, and
its waveforin in Figure 35d, points 2 to 3.
At point 3, the drive (Figure 35b) for , switches 1 3__d 2. reverses,
turning switch 1 OFF and switch 2 ON. This again shorts out the input to the
i
filter (Figure 36c).
g	 At point 4, the output of the power stage reverses polarity as
F
(	 in Figure 35a; however, there was no action by the demodulator switches, this
the input to the filter does not change (Figure 35d).
At point 5, the drive (Figure 35b) again reverses, turning
switch S2 OFF while turning switch S1 ON. This action connects the trar.sforrner
to the filter (Figure 36d). Since the output of the transformer is positive. 'a
positive voltage appears at the input to the filter.
By following the switching action of the pawF,r stage ^.rd the
controlling action of the demodulator switches, the pulse.-width inodulatcd ..^1?.ge
V	 (Figure 35d) is developed. Pulse-width modulation is a function of the operation
of the modulator switches which are controlled by the r;fercnce (ornparetors,
The amount of modulation, or the pulse width, of the pulses determines tier A.rnl>ti-
tude of the output sine wave (Figure 35d).
7.	 Filtering Output, _In ^ut, and RF?
The output of the demodulator consists primarily of •._ gr•.)ul) of
`	 positive going and negative going pulses with a basic frequency of 6400 1i2
(Figure 35d). The primary function, of the output filter is to w4vesl-ape this.
modulated voltage to form a sine wave containing a minimum amount of distortion.
C
It is also desirable that the filter achieve this function without producing any
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1unnecessary voltage-ampere burden on the dem.odu'lator or power stage. It is
further desired that the filtering operation be i.ndepondent of the inverter load.
Figure 35d shows that fundamental voltage is a direct function
{	 of the amount of modulation; however, the major requirement for the filter design
is a knowledge of the harmonic voltages present and their respective frequencies.
Figure 37 is a plot of the frequency spectrum of the pulse-width modulated wave-
form shown in Figure 35d. This spectrum is for a modul--tion index of one end
reveals that the four major harmonic voltages present are located at 5200 Hz,
6000 Hz, 6800 Hz, and 7600 Hz. These four harmonic voltages represent the
(	 major harmonics that must be filtered by the filter wl^ile passing the fundi.rr,ertal
400-Hz frequency.
r The design which offers the maximum design advantage is
presented as FL2 in Figure 38. This is a simple low-pass filter designed for the
specific 400-Hz load conditions. To further attenuate the four basic harmonic
j	 frequencies, a series-tuned 4600-Hz trap is added.
To reduce the RFI requirements, the parallel inductor, ncrm:.11y
one device, is split into two separate inductors (L l
 and L2). Since this is a low-
r
pass filter, simple bypass capacitors reduce the RFI to the desired level.
!
	
	 The input filter shown in Figure 39 as Fi.l isolates the input. DC
line from modulation and ripple generated by the inverter. It also isolates the
inverter from high-voltage surges on the DC line.
The filter design is based primarily on the modulation require-
ment -- the governing factor. A 400-Hz inverter modulates the input at ar, 800-
cycle rate; therefore, filter requirements are basically those of a 400--cycle
rectified sine wave with the load current and source impedance determining the
filter requirements. One additional requirement of the phase-demodulated
inverter is that the input current is a combination of 6400-Hz pulses and a 400-fiz
rectified sine wave.
f
(Final design will be determined through test and evaluation of
the waveforms generated by the prototype inverter. This determination is neces-
sary for maximum efficiency with minimum weight. This filter will also act
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the primary RFI filter with bypass capacitors for additional safety. The input,
as well as the output, filter must be located as close as possible to the connector
to provide maximum efficiency in the reduction of RF1. )
8. Voltage and Sensing
Sensing functions are performed by a set of transformers to
provide isolation between input and output. Voltage transformer T10 and current
transformer T9 are shown in Figure 38.
The voltage sensing transformer is a 400-Hz step-down trans-
former. Output of the transformer is connected to output terminals I and C
through voltage adjustment resistor R30. The output of terminal I and C is set
at 2. 5 volts peak-to- peak with 115 volts from the inverter. This setting is a
requirement for the three-phase operation to be discussed later. In normal
operation this output signal is fed directly back into the inverter at terminal D.
Since ierminal I is the internal control ground lead, it does not require reconnect-
ing.
The current-sensing transformer has two secondary windings.
Windings 6-7 is used for parallel operation which is discussed in the next section.
Windings 3-4 and 4-5 provide overload protection for the inverter.
Terminal 4 is connected to ground line while terminals 3 and 5 are connected to the
overload circuit (Figure 25). Diodes CR3 and CR4 rectify the AC voltage to form
a DC level proportional to the output current level. Zener diode CRZ in the
emitter of transistor Q3 keeps the transistor biased OFF in normal operation.
When the output current exceeds the predetermined level set by R7, however,
transistor Q2 turns ON, turning transistor Ql OFF and reducing the supply voltage
to the 400-Hz reference amplifier transistor, Q2. This action reduces the output
of the filter which forms the sine wave reference for the differential amplifier and,
in turn, controls the reference comparators. Reduction in the reference sine wave
reduces the output voltage of the inverter. proportionately.
9. 120-Deeree Phase Shift
For three-phase operation, the desired phase shift is obtained
by use of an operational amplifier with reactive feedb, ck. Figure 40a shows the.,
basic circuit.
Because of the high open- loop gain of the operational amplifier,
Ig, the amplifier input current can be assumed to be zero, and the junction, of Rl,
R2 can be assumed to be at ground potential.
The gain of the overall circuit is e0 and, by Kirchoff s
ei
current, love:
Ii = If	(1)
therefore,	 Zi - - eo	 (2)
i	 f
and	 eo = - Zf	 (3)
ei	 Zi
where
	 Zi is the total input impedance
Z f is the total feedback impedance.
For the circuit in Figure 40a
R2
Zf _	 jwc
	
_	
R2	 (.4)
R2 + ?—	 1 + jwR2Cjwc
Z i =	 R 1	 (5)
eo	 R 1	 1	 1
and	
ei	 R2	 1 + w2R22C2	 - tan - WR2 C	 (6)
1
Let	 R	 1 + W2R 2 2C2	 1	 (7)2
- tan- 1 WR,C = 600
	(8)
If the conditions of equations (7) and (8) are met, the 180-degree
phase shift of the amplifier and the feedback network give a total phase shift for
120 degrees and an absolute gain of 1 for the circuit.
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The circuit of Figure 40b is a 120-degree phase-shift circuit
which operates on the above principle. It is utilized in the inverter to generate the
required 120-degree phase shift for three-phase operation.
C.	 THREE-PHASE AND PARALLEL OPERATION
The high-frequency o peration of the reference comparator and the simple
low-pass filter makes three-phase and/or parallel operation of the inverter a
simple task. The inverter acts in many ways like a low-frequency linear amplifier.
The differential amplifier compares the output voltage to the reference voltage to
ensure that the output has the same form as the reference voltage. The output can
only be as good as the reference voltage and has the same form as the reference.
If a squarewave is used as a reference, then the inverter puts out a squarewave,
or if the reference is a triangular wave then the output is triangular.
To show hove this reference is utilized in three-phase operation, three
inverters are used. Inverter A supplies the A-phase voltage; Inverter B, the
B-phase voltage; and Inverter C, the C-Phase voltage. In inverter A, the output
of the filter network, terminal J, is connected to the input of the differential
amplifier, terminal E. Terminal J is also connected to the input of the phas • shift
circuit, terminal K. The output of the phase-shift circuit, terminal L, is connected
to terminal E and to terminal K of inverter B. The output of inverter B's phase--
shift circuit, terminal L, is connected to terminal E and to terminal K of inverter
C. The input referenc:: voltage to each of the differential amplifiers, terminal E,
is illustrated in Figure 41. The phase angle between these three waveforins
determines the output phase angle. Terminals I of all three inverters are connected
together. Terminal C of each inverter is connected to terminal D of that inverter.
These basic connections for three-phase operation are illustrated in Figure 42.
With the connections as described and illustrated, inverter A produces
what is termed phase-A output, and is at zero degrees. Interconnection I is a
ground connection for the control sections. The output of terminal L of inverter A
is a reference voltage for inverter B and has a phase angle of 120 degrees with
respect to inverter A. This 120-degree reference signal is used by the inverter
74
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B reference comparator, terminal E, to produce phase B. The phase-shift
circuit of inverter B, termin&l L, produces a reference voltage for inverter C
and has a phase angle of 120 degrees with respect to inverter B, or 240 degrees
with respect to inverter A.
Paralleling of inverters is accomplished in a similar manner. The
required interconnections are illustrated in Figure 43. For this discussion,
two inverters are used. Inverter A is connected for standard single-phase
operation. Inverter A produces a reference voltage, terminal F, for inverter
A- 1. This reference voltage is a function of the output current of inverter A as
developed by current transformer T9. This reference voltage is the input to the
differential amplifier of inverter A-1. The output current of inverter .A- 1 is then
sensed by transformer T9 and a feedback voltage is developed which is a function
of its output. This voltage is used for the second input of the differential amplifer.
Thus, inverter A is a voltage source while inverter A- 1 is a current source with
its output current determined by the output current of inverter A.
The output power of the three-phase system (Figure 42) could be doubled
by paralleling each of the phase inverters with a second inverter as illustrated in
Figure 43. A three-phase parallel system is illustrated in Figure 44. To accom-
plish the described interconnections without readjustment of the various control
functions in the inverters has required several additional components. Figure 16,
shows that the voltage-sensing transformer T10 and current transformer T9 have
output voltage adjustments in the form of variable resistors R29 and R30. Outputs
of these two circuits are adjusted to provide 2. 5 volts peak-to-peak under normal
load voltage conditions. This voltage output matches that of the output of the sine
wave reference terminals -- also 2. 5 volts peak-to-peak. The differential
ampl;tier is set up through R7 so that the inverter provides the correct output
voltage when 2. 5 volts are applied to its dual inputs. The 120-degree phase-shift
network output is adjusted through R1 so that its output amplitude is the same as
its input amplitude except that it is phase shifted 120 degrees. By having all the
basic outputs and inputs set at a predetermined condition for all inverters, then
the control signal between inverters may be mixed readily. This arrangement
makes paralleling and three-phase operation possible without readjustment of the
control circuits.	 78
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IV DESIGN ANALYSIS AND CONSIDERATIONS
This section of the report covers major design and circuit considerations
given in the selection of the final configuration as illustrated in the Schematic
Diagram, Figure 16. It is not intended to be a complete and detailed design analy-
sis, but only a guide to various design and components considerations.
A.	 BASIC DESIGN CONSIDERATION
The versatility of the Phase-Demodulated High-Frequency Inverter offers
several basic designs which could have been utilized in the final design. Several
are presently being used in other hardware development programs (Appendix B).
The first design given consideration is the Phase-Demodulated High-
Freq+:ency Inverter-- the basic design as outlined in the state-of-the-art study.
It is one of the simpler approaches, but has two basic disadvantages: it has a
much higher harmonic content that the other designs, and voltage stresses on
the demodulator transistors require them to be series connected to overcome
these stresses.
The second design considered reduces harmonic content and filter
requirements. The Phase- Shifted Phase-Demodulator High-Frequency Inverter
design uses two standard Phase-Demodulator Inverters which have the outputs of
their power-switching stages series connected, and one phase shifted 90 degrees
with respect to the other. This arrangement produces a wave similar to that of
Figure 12a except that the frequency of the modulated pulse is four times the
power_. switching stage and not two times as in the standard unit. The basic dis-
advantage of this arrangement is the requirement for two inverters to obtain one
output, thus making the unit much more complex. In the higher power units the
disadvantage of the more complex control section may be minor when compared
with the weight-saving made through reduced filtering requirements.
The third design considered is the Phase-Demodulated High-Frequency
Bridge Inverter. The basic advantage of this circuit is the improved modulated
waveform illustrated in Figure 12a. This waveform only doubles the power stage
switching frequency; however, it is much simpler than the phase-shifted circuit.
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Also, the method of regulation provides the same response as the phase-
shifted circuit. As will be described :n the waveform analysis, this waveform
has both edges modulated vs. only trailing edge modulation for the 90-degree
phase-shifted circuit. At the same modulation frequency, a double edge
modulated waveform has fewer harmonics present than the single edge modulated
waveform. Also, the amplitude of the harmonics voltages present is less.
The fourth design considered is a combination of the second and third.
This design is recommended only because of its extremely high power inverters.
Ln this ccr_cept, the power stage of two series-connected Phase-Demodulated
Bridge Inverters are phase shifted. The output of this design is a double edge
modulated waveform that more closely approximates a sine wave as illustrated
in Figure 45. Lnspection of Figure 45 shows the improvements gained with this
circuit. The pulses present are at a frequency rate four times that of the power
stage. The disadvantage i; that of complex and added circuitry which must be
weighed with each power level and application.
B. PULSE-WIDTH MODULATION ANALYSIS
This is one of the most ianportznt sections of the report, although it does
not relate to the detailed circuit design . The analysis provides a fundamental
understanding of the Phase-Demodulated Inverter concept. The analysis is on
a waveform basis and not an inverter design basis. Analysis of this waveform
is difficult and can be very complicated if not approached correrfly. One of the
most iinpertant steps is the de%clopment of the b_ssic e..ivations. If the equations
are not developed correc",ly and do not describe the pu15e-width modu] ted wave-
form, then incorrect data will result. A very practical approach which may be
used to analyze this type waveform is explained by H. S. Black 208 An expansion
of this basic approach is utilized in the waveform analysis.
In pulse-width modulation a train of pulses is modulated by the value of each
instantaneous sample of the continuously varyiug modulating wave which produces
a pulse cf proportional width. Tht modulating wave may vary the position with time
cf the leading edge, the trailing edge, or both edges of the pulses. There are, two
types of sampling associated with pulse-width modulation— uniform and natural.
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In uniform sampling, the modulation is such that the pulse width is
proportional to the instantaneous value of the modulating wave at equally
spaced sampling times.
With natural sampling, the pulse width is proportional to the average
value o* the modulating  waeform during the sampling interval. Natural
sampling, as used in the the Prase-Demodulated Nigh-Frequency Inverter,
is illustrated and developed in the waveforms of Figure 30.
she di ,``er ^ce between_ natural and uniform sampling is that natural
s:rnFlir_g yields spectrum that has no lower harmonics of the modulating
freYUer_cy ( fv). This means that the spectra of a pulse-width modulated
wave .;
	empl.:ying natural sampling is void of lower harmonics (2fv, 3f%,,
4fv, etc.) and t_ze l:west ha.r:-nomcs are sidebands of the carrier frequency.
Ai_ inverter using natural sampling has d distinct advantage due to the lessened
filtering requirements; therefore, only natural sampling is discussed in detail.
Ir_ literature e*_* mcdulati%n , pulse-width modulation is often called pulse-
darataen or p,:lse-length. modulation_. In this disuussion of the subject the term
pulse-width m.^dulation is adhered to.
Natural s--a-npli_;g may be divided into two groups or methods of modulation:
single edge rr cdulation and double edge modulation. In single edge modula.tio-z
only cne eda•_ ff ? pulse, leading or trailing, is modulated by the modulating
signal. LI dcuLle edge modulation both the leading edge and trailing edge are
modulated. The freu'.:ercy spectrum: of the two types of natural sampling are as
different as natural. sampling a_Tid uniform sampling.
Sin,g rdg: modulation is discussed first because development of its
e q_ua.ticn helps in dcvelopmen t or the equatio_. fo7 double edge modulation. A
sing1P edge m- • d'ulated wa«efDrm is illustrated in Figure 12b, page 30. This
waveform can be are Uyz ,
 d by a double Fourier series method and is covered in
detail by Bl rck.. 208 In Black's discussion, Chapter 17, two equations are derived
that desc-rite the spectra cf a pulse-width modulated waveform - one for natural
sampling a.r.,d the other for uniform sampling. The double Fourier series for pulse-
width mc-4).1ated Fulses or unit height with trailing edges modulated by natural
sarnFles -F w sinusoidal mcdulat:.ng wave is
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Fl(t) = K + 7-
Co
cos wvt + 5
m=1
sin m w-t
m r.
^Jo(mMr)
mr
m=1
sin(mwct-'2mKTJ
00	 MJ CC>
_	 Jm(mMT4	
sin(wct + nwvt - 2mKr - T )
m=1
	 m= ± 1
where K	 is the DC component of the pulses
M is the modulation index 0 < M <-
w 	 is the angular modulating frequency wv = 2r f 
we is the angular carrier frequency we = 2r (Number of
pulses/sec.)
n is the number of the harmonic of the modulating
frequency
m is the number of the harmonic of the carrier or pulse
frequency
Jo(mMr) and Jn(mM14 are bessel functions of the first kind.
The major problem in developing this equation is relating the modulating
frequency to the output frequency. A. procedure developed by W. R. Bennett 210
and explained by Black is outlined through the use of Figure 46. The modulating
wave is represented by A cos w vt traveling in the Y axis of Figure 46a. The
high-frequency wave travels the X axis, a leading edge at 2rr intervals at a
frequency of wc.
If line OZ is passed through the modulating wave and the modulating wave
is repeated at w e (Figure 46a), the modulated wave of Figure 46b may b:
developed by projecting from Figure a to b the leading edge of high-frequency
wave we and the intersecting point of A cos w • vt and the line OZ. The equation
for the pulses in Figure 46b may be written
X'= B + A cos Y.
To represent the complete train of pulses, the basic dimension X and Y
and A and B must be related to time, and the above basic equation expanded to
include the train of pulses. The basic time equations are
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X = w c t
Y = w v t
B= 2 K
M = A/n
The slope of line OZ is Y/X or w v/wc and relates the two frequencies.
Function K is the ratio in the absence of modulation, of the pulse width to
the pulse rate. In this example K = n/2 = 1'/2 such that B = Tr. M is the
modulation index and represents the limit of the amplitude of the modulating
wave in Figure 46a. In the equation A cos wvt, A has a maximum limit of Tr,
se that M has a maximum value of one.
Figure 46 and the above discussion are presented only to illustrate how
terms in the modulation equation were defined. Complete derivation of the
single edge modulation equation is presented by Black; however, the above
discussion helps in the evaluation below of the equation.
From Figure 46 it is seen that the DC component of the waveform is
one-half when K is one-half and the pulse is of unit height. The .equation for
the spectra of width modulated pulses with trailing edges modulated by natural
samples of a sinusoidal modulating wave then becomes
p0 	 pp
F(t) = 1	 + M	 cos w,t +
	
sin (mw,t	 -7-Jo(mM-n) sin (mwct-mij
2	 mn	 mn2:
m=1
	 m=1
CO n= +Gb
Jn(mMn)	 sin(mw t + nw t) cos mn cos
mn
m=l  n = ti
	
-cos(mwct + nwvt) cos mrr sin nTr
The first term is the modulation or power component and is directly
proportional to the value of the modulation index. The second and third terms
are the dundamental and harmonics of the carrier frequency. The carrier
frequency is defined as 2n times the number of pulses per second. The fo
	 i
term is the sideband components formed by the beating of the fundamentals and
harmonics of the carrier and power frequencies. The following sample
calculations illustrate the use of this equation.
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2n
n
0
-n
Z
A me W +
-2n	 0	 2n	 4n
X —b.
( a)
-2n	 0	 2n	 4n
X—►
(b)
FIGURE 46
SINGLE EDGE MODULATION
IH
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SAMPLE CALCULATIONS:
The equation is multiplied by 2 to give the power frequency component
a peak value of one unit.
M = Maximum pulse width-change in pulse width
Maximum pulse width
For M = 1
M = 1 fv = W	 = 400 cps
n = 1	 fc = we = 6400 cps
2Tr
fwc = M cos wct
fwv = f400 cps = 1 (This is the peak amplitude relative to
the peak magnitude of the pulses.)
01^	 <X>
fw c = 2^ sin (mw,.t) - ?T Jo(mMTr) sin (mwct-mTl
mTr	 M IT
M=l	 m=1
f6400 cps = sin wct	 -	 Jo (3.14) sin (w c t - 180)
3.14	 3.14
Let wc t = 90 0 (This assumption will result in
maximum amplitude of the harmonics. )
f6400 cps = 0. 444 (This is the peak amplitude relative
to the peak magnitude of the pulses. )
ao	
n= + cxDp
fmw c
 + nwv = 2 >	 Jn(mMT^ sin(mw c t + nwvt)
m=1	 n=- 1	 mTr	 cos mTr cos mn2
-cos (mw c t + nwvt)
riTrcos Mir sin -Z—
Let wt + wt = 900c	 v 
Jl (3. 14)
f6Kc, 6.8Kc = 2	 = 0. 192 (This is the peak amplitude
	
3.14
	
relative to the peak magnitude
of the pulses.)
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Table 3 illustrates data calculated for a pulse-width modulated waveform
with the trailing edge modulated by natural samples of a sinusoidal wave. The
calculated data is compared with data measured in the laboratory for a modu-
lation index of 0. 9 (Table 4. ) This data correlation demonstrates that the
relative amplitudes of the power frequency, carrier frequency and sideband
frequencies are independent of the modulating frequency and the carrier
frequency. This is true for a power frequency of 60 cps or 400 cps.
Increasing the ratio of the carrier frequency to the power frequency
shifts the relative amplitudes of the ca -ier and sideband frequencies farther
up the frequency scale. Generally speaking, the carrier frequency should be
made as high as the circuitry permits to reduce the output filtering problem.
The frequency spectrum of a pulse-width modulated waveform with the
trailing edge modulated and a modulation index of unity is illustrated in Figure
47. This data, along with Table 3, provides the detailed information necessary
for a comprehensive output filter design. It not only lists the harmonics present,
but also gives their amplitude relative to the amount of modulation. Comparison
of the amplitude of fundamental frequency fv with harmonic amplitude fc shows
that at a modulation index of 0. 7 the amplitude of the harmonic is as large as
the fundamental. This comparison is illustrated in Figure 48 for a few of the
i zajor harmonics. Jf the two frequencies, fv and fc, are not well separated,
the output filter desi,;:i becomes very difficult.
The preceding equation becomes the double Fourier series for width
modulated pulses with leading edges modulated bynatural samples of a sinusoidal
modulating wave if a negative sign is put in front of the t. The negative sign in
front of the t reverses the time scale and the modulated trailing edges become
the modulated leading edges. The equation then becomes:
00	 00
F2(-t) = K + M cos (-wvt) +sin(-mwct) TLio MMTr) sin(-mwct-2mKr)MW
m=1	 m=1
00 n= ± Co
-7- "Z Jn mMij sin (-mw c t - nwct - 2mKTr - r- ).mTr
m=1 n=±1
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TABI.E 3
CALCULATED AMPLITUDE DISTRIBUTION OF A TRAILING
EDGE MODULATED WAVEFORM VS MODULATION INDEX
FREQUENCY r^RELATIVE AMPLITUDE_	 _
11,90ULATI_ON	 INDEX	 (M)^
1.0 0,9 0.8 0.7 0.13 0.5
f 100.0 90.0 80.0 70.0 60.0 50.0
if e 44.4 51.4 60.4 79.6 82.0 93.4
2 f c 24.8 29.8 37.6 42.6 44.4 41.0
3 f c 17.4 23.0 26.6 26. d 22.4 15.5
4fc 13.4 17.6 20.0 16.6 1 11.7 12.5
5fc 11.0 13.5 14.6 10.5 10.4 115.2
f 	 ±	 f 19.2 2C.0 31.8 35.6 37,0 I	 36.2
f e	± 2fv 31.2 30.6 28.6 25.4 21.0 16.5
f 	 ± 3f v 21.0 16.2 14,0 10.2 7.0
J
+	 4.64
fc	 ± 4f v 9.2 6.8 4.72 9.55 1.78 C.94
f 	 ± 5f v 7.74 2.74 2,14 0.44 -	 - - - - - --_-
2fc	 ± If s 6.68 10.2 10.5 6.46 0.42 9.6
2f c± 2 f v 7.64 8.26 1 .5 7.96 1 3.0 15. 8
2fc	 ± 3f v 3.6 7.32 11.7 E	 13.7 13.4 10.5
2 f c	 ± 4f 11.5 11.8 12.4 10.8 7.96 4.76
2fc	 ± 5f v 11.4 9.86 8.26 5.72 3.5 1.58
2 f c	 ±
 6 f v 8.0 6.04 !	 4.14 2.6 1.27 !	 0.44	 +
3f c	 ± 1 f y ' 3. 82 5. 72 2 . 86 2. 76 C. 8 (	 .5. 92	 I
3 f c	 ± 2 f 4. 04 2.54 4.24 5.9 3.4 3. 18
3fc	 ± 3fv 1.92 5.1 4,88 3.1 3.8 8.7
3 f c	 ± 4fv 5.1 4.04 2.54 3.82 1.64 I	 7.64
3fc	 * 5f v 2.76 1.49 5.72 7.42 1.0 5.53
3f 	 ± 6f 2.54 5.72 7.0 7.2 5.0 2.76
fv=400
f c = 6400
90
TABLE'S
CALCULATED VS MEASURED AMPLITUDE DISTRIBUTION
OF A TRAILING EDGE MODULATED WAVEFORM
FREQUENCY RELATIVE
	 AMPLITUDE
CALCULATED MEASURED MEASURED MEASURED MEASURED
M = 0.9f	 = 400 M	 = 0.9f" M = 0.9f	 =
 400 M = 0.9f	 = 400 M	 = 0.9f	 ; 60f^ c 6400 f^ = 6400 fe "J4800 f^= 9600 fv = 9600
f 100.09 100.9% 100.0% 100.0 100.09
fr 57.2 56. 5.3. 63. 53.
2f, 33.1 33. 32. 37. 32.
^f
c 25.6 24. 2 3. 27. 11.
4fc 19.6 18. 18. 20. 21.
5 f c 15.0 15. -- 18. 20.
f 	 ±	 f
 28.8 26. 25. 30. 24.
fc ±	 f Y 28.8 26. 27. 31. 24.
f 	 ± 2 f v 34.0 35. 32. 33. 33.
fc ± 2fv 34.0 35. 27. 35. 33.
f 	 ±	 3f Y 18.0 20. 20. 19. 21.
f 	 ± 3f Y 18.0 20. 20. 18. 21.
2 f c ±	 f
 11.3 10. 10. 10. 8.
2f 	 ±	 f
 11 . E 10. 10. I	 I	 . 8.
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For pulses with both edges modulated, the two prece Ung double Fourier
series are added together because both series have the proper time relationship.
The double Fourier series for widtl _ modulated pulses with both edges- modulated
becomes
F3(t) = Fl(t) + F 2( -t).
Substituting in the equations for F l (t) and F 2(-t) gives
F 3(t) = K + 1-^ cos wvt Sir. im^wct ^JMW 	 sin ( 2mK)
TLmm=1	 m=1
CO	 n= - -co
-
Z
Jnm7r
	 sin (mwc t + nwvt - 2mKn -	 ) +K
1	 n= - 1
ca	 co
+ ^ cos ( -wvt) +	 sin(-mw t) -W.— Jo (mMT4	 sin(mwct-2mKT4
mTr	 ^_ mtr
M= 1	 to=1
CCD	 n= - oa
T
Jr_(mMTJ
mn
m=1 n=-1
sin (-mwc t - nwvt-2mKn - nTr T	 ).
Using Cos (wvt) = Cos (-wvt) ^_­id sin (lmw c t) = - sin (mwct)
and combining terms ,fives
00
F3 (t) = 2K + M cos w vt -	 J^Arr.MTI Pin (mwct -2mKr)
m=1	 _LIT sin(-mwct-2mKyi
0o	 r= _ - 00
Jn(mMr)
	
sin(mwcr + nwvt - 2mKTr - nff
 n1	 mn + sin(-mwc t-nwvt-2mKn - nn
Using sin (A ± B) = sir. A cos E ± cos A sin B
simplifies to
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F3(t) = 2K + M cos wvt + 2 
7 
Jo(mMn)	 cos mwc t sin 2mKn
mn
m=1
00 n=± 00
+2
	
	 Jn(mM^
	
cos (mw c t + nw.',t) sir. (2mKTr n--2	 .
m=1 n= -1 mn
The equation then becomesQo
F (t) = M cos (w t) + 2	 Jn( rn. M-rr)	 s ( 3	 v	 m_1	 coArwct+nwvt) sin (—T
rL1
t	 n= + 1, + 3, + 5, etc.
This equation could have been derived, as was the original equation, through
the use of Figure 49. Inspection of this figure further illustrates the effect of
double edge modulation. In this series of pulses the leading edge is being
modulated as well as the trailing edge. Also, due to the method of defining the
leading and trailing edge, the modulated waveform has a series of positive
pulses and a series of negative pulses at the output frequency. Since double
modulation is affected by the same basic waveform, the negative portion equals
the positive, thus there is r_c DC or k factor.
It should also be noted chat the p,;sA*Ave and negative pulses have unit
heights, thus the fundamental is twice t_h -^,t of the previous equation with the
sarne input.
To further clarify this, the basic equation is written for Figure 49 as
for Figure 46. Inspection of Figure 49 shows that the center of the pulse is
not necessarily at the center of the carrier. The reason for this is more
obvious from an inspect-; on -)f line OZ and its intersection points into the two
modulating waves. Since the leading edge is no longer fixed, a new equation
must be written for the modulated waveform of Figure 49b. In general form this
equation is:
X'=X1`-X
^	 2
4	 where Xl ' defines the trailing edb-- and X 2 ' defines the leading edge and
each can be defined by its own equation as
FX1 ' = B + A cos wvt
	
X? ' = B -A cos wvt	 95
-A COS wvt
A COS wvt
2n
R
Z
0
-n
B
-2 fl	 0	 2R	 4n
X
(a)
I
H
-211	 0	 2H	 4 r	 Ff
(b)
FIGURE 49
DOUBLE EDGE MODULATION
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therefore
X' = X1 ' - X 
2 '
X' = B r A cos w`,t - (B-A cos w`,tj
X' = 2Acosw`*.
Comparison d this equaticr_ for pulse w.d tr with that of the equation
for single edge medulatior_ helps t.; illustrate the basic differences in Black's
derived equations. A sample calcl.Jaticn also illustrates the differences in the
types of modulati^n. Also irspect.rr. c.f Figure 49b shows that dcut,le edge
modulation results in twice the frer,'Uc cy re..spcnse as that cf sir_gle edge
modulation.
The first term is the modulating vcltage, and it cculd be a sine or cosine
term because the relative phase :f the modulating signal affects only the relative
phases of the components of the spectrum, not their magnitudes which are of
chief interest here. The frequency comper_ents of the last term are given by
the combination of all pcssiblee pair_ for-ned by taking the sum and difference
of integral multipliers of w `_ and w c . The ^-bsc-,lute value of n gives a relative
amplitude for both sidetar_ds. Wren r, is positive, an upper sideba id component
is defined such as mw c t + nwl,t. When n is r_egative. a lower sid,.ba.nd
comper_ent is defined such as mw c  - --iwvt.
SAMPLE CALCULATIO:\:
M =Maximum pulse width - C4_a-q-e in F ^:lse width
Maxim, :m pulse w'
M = 0. 9
	
f` _ ""^— _ 400 cps
wc	 6400 cps
fwv M cc; sw-.t
f4C0 cps = 0. 9 (This is the am p litude rela.t:.ve to t'-.e unit he=ght of the
pulses.)
v:>
fmw„t ' nw,,_ 'L	 ?r(mM	 f.,,s (mwct + rw^_t) s_r> rT )mn
r,.-	 1 ± "L, t 3. etc.
97
r__
t.
fwc + .v = 2 [il (. 9X3. 14)	 2	 J1 (2. 82) =	 0.637	 0. 409? = 0.26.^
This is the peak amplitude relative to the unit height of the pulses for the
F
upper sideband we + wv and the lower sideband we - wv•
r
	
	
The waveform for the above equation is illustrated in Figure 12a. The data
shown in Table 5 was calculated for pulse-width modulated pulses with both edges
modulated by natural samples of a sinusoidal wave. In Table 6, the calculated
data is compared with data measured in the labcratury. Notice that for pulse-
width modulation_ of both edges of the pulse, the carrier and its harmonics are
not present in the spectrum. This is are advantage because only the low-amplitude
sideband components need to be filtered out to obtain the sine wave output.
`
	
	 The frequency spectrum for pulse-width modulation with both edges modulated
and a modulation index of unity is illustrated in Figure 50 To furthe: illustrate
the effects of modulation the frequency spectrum for various modulation indexes
are illustrated in Figures 50 through 55. Figure 56 shows the fundamental
frequency relative amplitude and the first four major harmonic frequencies
relative amplitude as a function of the modulation index. Corr :3rison of Figure
56 with Figure 48 shows the tremendc.us advantage of the double edge modulated
waveform over the single edge modulated waveform. Verification of this
calculated data (Table 5 and Table 6) further stresses the requirement for use
of double edge modulation.
The type of double edge moduia ion is also important. If the method of
r
modulation_ is established differently from that of Figure 49 such that the
modulated waveform of Figure 46 or 12b is generated in a double edge modulated
method, many of its advantages are lost. To illustrate this, the frequency spectrum
of a double edge modulated waveform *n which the K factor does not vanish is
illustrated in Figure 57. Inspection os this figure shows not only the increased
r harmonica_ but al s 1'}.e increase in their amplitudes.
C. DEMODULATOR STAGE AND DRIVE
Design of the demodula tor and demodulator Drive has a major bearing on
the efficiency, size, and weight of the inverter. The function of the demodulator
is to convert the 3200 -Hz squarewa-. • e to a 6400-Hz double edge modulated wave
in as efficient manner as possible. In the demodulator there are three major areas
of  power dissipation, the diodes, the power transistors, and the drive circuit.
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CALCULATED AMPLITUDE IDISTRIBUTION OF A DOUBLE
EDUE MODULATED WAVEFORM VS MODULATION INDEX
r
FREQUENCY RELATIVE	 AMPLITUDE_
MODULATION	 INDEX	 (1)
1,0 0.9 0.8 0.7 0.5 0.5
fv 100.0 90.0 80.0 70.0 60.0 50.0
fc ±	 f v 19.2 26.0 31.1 35.4 37.0 36.3
f 	 ± 3f Y 20.8 17.4 13.8 10.3 7.3 4.62
f c±	 5 f v 2.7 2.39 1.3 0.96 0.45 0.45
f t; ,	 7f Y 0.16 0.16 0.17 0.01 0.01 0.01
2f 	 *	 fv 6.62 10.2 16.4 6.5 0.41 9.6
2fc;
	
3 f v 1.19 6.36 11.6 13.7 1 3. 7 10.4
2fc ±	 5f^ 11.9 10.7 8.3 5.1 4.2 1.4
2f c±	 71y 4.7 3.18 1.7 0.6 0.5 0.08
2 f c ±	 9f  1.02 0.67 0.18 0.03 0. 03 0.0
3f c ±	 f Y ,	 3.86 5.7 9 2.86 2.65 6.87 5.92
3f C ±	 3f v 2.12 5.0 4.87 3. 12 ,	 4.03 8.64
3fe±	 5fy 2.69 1.59 5.66 7.42 7.04 4.71
3fc±	 7f^ 6.0 6.95 5.87 4.1 2.27 0.91
3f 	 ±	 9fv 5.23 3.62 1.95 0.93 0.35 0.09
f Y = 400
fc = 6400
I
TABLE 6
CALCULATED VS MEASURED AMPLITUDE DISTRIBUTION
OF A DOUBLE EDGE MODULATED WAVEFORM
f
I
CALCULATED "	 = i oo
f^ = 6400
MEASURED i = ioo	 j
1c = T200
FREQUENCY AMPLITUDE FREQUENCY AMPLITUDE
fv 100.0% f v 100.0%
fc ±_ fv 29.0 fc ±	 f v 311.0
fc ± 3f 19.4 f  ± 3f  18.0
fc ± 3f Y 19.4 fc ± 3f Y 16.0
f c 5 f v 2.66
.c
±.5f Y 4.88
fc ± 7f Y 0.18 fc ± 7f Y 0.6
2 f c ± f 11.3 2f  ±	 f
 13.0
2f 0 3f 1.1 2f^ } 3f Y 9.0
2fc ± 5f Y 11.9 2fc ± 5f Y 11.0
2f } 7f Y 3.54 2 f c ± 7f Y 4.4
2`c ± 9f 0.75 2f  ± 9f Y 4.0
;	 f ± f Y 6.4 1 f c ± i f  7.8
3 f c ± fv 6.4 3 f c ; 1fv 7.3
3f ± 3f 5,6 3f ± 3f Y 7.0E
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The diode losses are a direct function of the type diode used in the bilateral
switch and are based on the forward conduction losses and on the leakage current
under reversed bias conditions. The diodes conduct in groups of four, series
connected. The loss for a group under normal operating conditions is appruximateiy
17.3 watts. This is the total power dissipated by all 16 diodes, so to determine
the average power dissipation by a diode, total power insist be clivided by the
total number of diodes, 16. This gives an average power dissipation of 1.
watt per diode. It is clear the diodes are selected on a basis of peak currents
and peak voltages and not on the basin of power diss,aaticn.
Selection of power transistors for the demodulator is a much more complex
problem. As with the design of any power-switching stage, each transistor
parameter must be evaluated for uptimum operating and circuit conditions as well
as maximum stress levels. The most desirable characteristics of the demodulator
transistor are fast switching speeds ar._' high voltage ratings. The voltage across
the demodulator when it is OFF or switching, variesuctween 180 volts to 275 volts.
The variation in voltage is due to input voltage changes and load changes. Under
abnormal or input transient conditions, the transistors could go to 311 volts.
The load current seen by the transistor would be 4. 4 amperes at 500 VA and 6. 5
amperes at 750 VA. As with the diodes, however, the transistors must be
selected to carry the peak .0-rent of 9. 3 amperes (6. 5 X 1. 414) without coming
out of saturation. Also, the ?4-ampere short-circuit current must also be
giver consideration. It is also desirable that the transistors have. switching times
in the _rder of 2.0 micro.1 seconds, and that the saturation losses be in the order
of P. l'.'.
 , hm. It should be noted that the frequency multiplication inherent in
this design makes it possible to )perate at half the frequency of ocher circuits
while maintaining the same basic freque-,ry ratio between the low output frequency
and the desired high modulation frequency.
Table 7 gives a comparison of a few of the high-voltage transistor.c that
could be considered fo: use in the demodulator stage. This table does not include
all transistors available but only those given consideration. The development of these
devices has been extensive and the outlook is good for future devices of higher
voltage and current'-. vela.
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t	
	 For this application the Delco ZN2583 transistor was considered to be
the optimum choice. All of the devices with the exception of the Solitron Unit
have been tested in inverters using the phase demodulated design. The Texas
Instruments device has presently been removed from the market -?ue to yield
problems; however, this is expected to clear up in the near future. The Delco
1	 423 and 431 have been used extensively and with good results in our 250-VA
t	 multiple - frequency inverter. They were given consideration for use in this
application and indicated a slight power savings; however, the additional
circuitry requirement was not considered worth the small increase in efticiency.
The improvement in efficiency was due to the much faster switching times of
the 423s and 431 s.
By paralleling two 2N2583s, the overload currents can easily be met while
providing an ample safety factor for current as well as voltage . In p^rallclir_g
the two 2N2583s, it was not considered necessary to provide paralleling resistors
to force current sharing. Current sharing networks are generaily needed where
{	 the unbalance in current cannot exceed ten to fifteen percent. In this design?
!-	 however, an unbalance of fifty to seventy-five percen t under overload conditions
would not exceed the current rating of the device. Tests have indicated that in
the proposed circuit the transistor carrying the heavier current loads tends
to switch faster than those carrying the least current. This situation calise:s
the lightly loaded transistors to carry a larger share of the switching losses.
This effect tends to balance the total losses between the tw o
 
devices. Illlistrated
in Figure 58 is the switching losses and saturation losses as a function n: load
current. As load current increases, the saturation losses go up as exp-?ct,­d;
I 	 at the same time, switching losses decrease sirce the transistor is
not over driven as much in the higher current region. When two transistors :zit:
paralleled and one of the transistors carries most of the current due to higher
gain or lower saturation resistance losses, then it tends to switch faster than the
other. This transistor then has higher saturation losses, but lower switching
losses than the transistor with the light load. We have paralleled six Delco DTS
423s in the same basic demodulator circuit with very good iesults. The 2N2583
was chosen for this application because of the reduced circuitry and slight weight
advantage.
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FIGURE 58
LOSSES VS COLLECTOR CURRENT
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FIGURE 59
SWITCHING TIMES
T"	 I	 _	 1
The power dissipated by the transistors may be calculated from the
following equation:
Total power dissipation =
P(switching ON) + I c (max) VCe (sat) + I B VBE(sat)+
P(switching OFF) + VCe(max) Icex
This equation shows that there are five contributing factors in the power
dissipation of a transistor. In a high-voltage device, the time required tc ^han;e
states from an OFF to ON orfrom an ON to OFF condition becomes a pri.nary
design factor. The switching power may be calculated from
P(,• witch. , S) _ ^— (Ic(max) ) (Vce(max) (duty cycle).
Switching at a 3200j-Hz rate gives a period of 31 wsec. If the total switching time
to go from OFF tc ON wo g.; 3. 12 ;.xsr,c arc the coilectisr current was 10 amperes
Vat 200 volts, then the power loss wti-zld be (duty cy^le= 3^1^ = G, 01)
I- s =	 (10) (20 . (. 01) - 1. 0 watte.r
It is obvious that ii the switch: , :; time were reduced, the switching losses would
go down accordingly.	 time is deterrnined by four basic factors
t
as illustrated 5n F figure 59. Turn ON tir-._ is composed of dela y time Td and rise
time Tr while the turn OFF' time is con posed 	 storage time ."s plus fall time
Tf. Rise time and fall time are fixed factors, .hat is thei are ctetermir_ed entirely
by the device design. The delay time 7^.nd s;, rjra e tune are also limited by the
device design to some a ctent; however, the basic dri ring circuit affects these
parameters a great deal. For this reason, considerable effort was spent in
designir a drive circuit which reduces the affect of the d•slay or storage time.
The delay times in most devices is small and is normally included with the
rise time as turn ON time. Storage time is as great cr greater than fall time,
however, and can equal the total turn ON time. The following switching times
for the 2N2583 illustrate this:
Turn ON time (T D + TO = 2. 1 microseconds
Storage time (Ts)	 = 2. 2 microseconds
Fall time
	 (Tf)	 = 1. 0 microseconds.
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Since the demodulator transistors operate in push-pull pairs (Figure 34)
t
such that one transistor is turning ON as the other is turning OFF, both transistors
can be on at the same time. When both transistors conduct simultaneov5iy for
this turn ON-OFF period, the output of the transformer is shorted. The magnitude
of th<- short-circuit current is limited by the source impedance and by the gain of
 the demodulator transistors. As the short circuit current goes above the point
for which there is sufficient gain, then the transistors pull out of saturation.
fy	 This tends to help turn off .the ON transistor and hold off the OFF transistor.
Alse, as the transistor comes out of saturation, large voltages appear across the
transistor. This generates large power dissipation in the transistors during these
switching conditions.
One method of reducing these switching losses is illustrated in Figure 32.
This design was considered the best of many given consideration. This circuit
locks the OFF transistors off until the ON transistor has come out of forced
saturation and is approaching the starting point of its fall time, the 90-percent
point of Figure 58. Refer to Figure 32- if transistor Q17 and Q18 are ON and
drive transformer T3 reverses voltage and attempts to turn Q17 and Q18 OFF,
the storage time holds it ON and the poF H ve voltage now at terminal 7 causes
current to flow through transformer T7 ,,id transistor Q17. This action produces
a voltage at terminal 3-4 of T7 which biases ON transistor Q3. Since transistor
Q3 is ON, the gate of SCR CR6 is held at a negative voltz ge and does not turn ON.
-	 This action prevents the drive current from reaching demodulator transistors Q15
and Q16, thus they remain OFF.
As transistors Q17 and Q18 come out of saturation and the collector voltage
matches the voltage of terminals 7-8, current stops flowing in transformer T7.
This p)►rmits transistor Q3 to turn OFF, thus turning ON SCR CR6 which t•.irns
ON demodulator transistor Q15 and Q16. The overlap of switching times is the
rise and fall times of the devices. This circuit has proved more successful than
some other circuits considered.
Or-e common method is to use a diode in the base-to-collector circuit. This
diode prevents the transistor from going into complete saturation. This method
did not prove out since it did not slow down the turn ON.
Another attempt made to slow down turn ON was a base-to-emit'.er capacitor
to reduce the rise time of the voltage at `he base of the transistor. Thies method
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did not provide r-duction in short-circuit currents required for good operation.
Several other methods were tried in the design of the drive stages for the
3-KW and 250-VA in •:erters without success. The design, as illustrated in
Figure 32, has proved co be the best approach to the problem.
The calculated power dissipation for the dtrnodulator stage is 29. 0 watts at
nominal loads. This power is divided between eight transistors, giving an aver-
age ; ewer dissipation of 4. 0 watts each. As pointed out in the previous discus-
sion, the demodulator transistor carried less than half its rated current at
nominal loads, but must be designed for the overload and short--circuit current
conditions.
D. POWER STAGE AND DRIVE
The power stage is a basic push-pull parallel inverter operated at a switch-
ing frequency of 3200 Hz. Design of the power stage is made simpler by the
number of devices available. Table 8 lists a few of the devices given consideration
for use in the power stage. The Solitron devices 2N3151 and MHT 8923 were not
analyzed for use in the design due to the lack of information on the switching
speeds. If their switching times are as fast as the MHT 8923, however, they may
be given consideration in the development stage due to the possible reduction in
components and circuits requirements. As with any new device, it is desirable to
see how well they are going to work out.
The RCA device is considered to be the best choice for use at this time.
This decision is based on optimum losses without undue circuit 	 nplexity. Power
dissipation for the paralleled RCA ZN3265 is 20. 8 watts, divided between six tran-
sistors for an average dissipation of four watts per transistor. Again, the design
is based on 2 maximum value of current and on voltage conditions under worst-
case conditions.
Drive foi this stage is designed for maximum switching speed and minimum
circLitry. Addition of a delay circuit such as in the demodulator was not considered
necessary. Switching losses are not as severe at the lower voltages of the power
stage.
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E.	 FILTERING
1.	 Input Filter
Input filter FL1, shown in the schematic diagram, is designed to
meet four specific_ requirements of the related specifications. These are:
1. Ripple generation
^. Turn ON transient
3. Input transient
4. Electromagnetic interference
Of the above requirements, the ripple generation specificat" in appears most diffi-
cult to meet. The following discussion indicates the general approach taken to
reduce ripple generation.
Based on an 80-percent efficiency, ir.}.ut power to the inverter is 625
t^	 watts at full load. Assuming the input voltage is a minimum of 24 volts at full
load, input current is 26 amperes. Allowing a 1. 0-volt drop across the input
filter, input voltage at the powe stage ',s  23 volts.
Input current for the power stage is composed of a 400-I-Iz full-wave
rectified envelope at 3200-Hz switching frequency superimposed on a DC current
level for control and drive circuitry power. Assuming a 3. 0-arnpere steady-state
current for control and 3rive circuitry, peak input current to the poi; p er stage is
(26-3) X 'f2 voits = 32. 5 amperes. Total peak current is (32. 5 + 31 amperes =
35. 5 am )-res. The waveform is shown in Figure 60.
Thi:, envelope must be filtered to prevent superimposing a 0. 5-volt
peak into the 0. 5-ohm input impedance of the source. The input current variation_
from source to inverter is 1. 0-amlere maximum.
The choke-input filter is designed to store energy during the valley
period of the envelope and supply energy during the peak period: of the envelope.
To optimize filter design, small values of inductance have beer. chosen to reduce
iron weight and copper loss. Thus, a large amount of capacitance is required to
store and deliver energy.
The first filter to be considered is shown in Figure 61. The
1
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BASIC INPUT FILTER
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capacitance was calculated using C = is - a-t	 = 4250 µf. The inductance was
dec
calculated using
L = EL dit = 250 µh.
L
This filter is impractical because of the size of L and C and the 8. 5-arrpere
current that the capacitor must carry.
Next, a six-element fiiter was designed as shown in Figure 62. The
capacitance values are 2350 µf, 1775 µf, and 1420 µf. The inductance values are
50. 0 µh, 26. 2 µh, and 15. 0 µh. Paralleling of capacitors in a cordwood manner
is utilized to minimize volume. The inductor may consist of tapped windings on
a single core to reduce volume and weight as compared with the three inductors.
The finalized component values must be determined by test data from breadboard
models.
The proposed choke input filter limits the inrush current to the
inverter. By using the filter value of Figure 2, for simplicity ; input current from
source to filter can be calculated from Figure 63. The loo p equation is
E = Ri + dal	 + 1
	
1dt.
The La Place transform is
E :--(1L+R+ 1C)it
P
Solution for i is:
L
E e - LL	 sin	 LG - ( ZR- ) t
It	 171- R
L 	 ( 2L )
Resonant frequency of the filter is f	 1= ---r—L-°2Tr v C = 154.0 Hz and the period is
6: 5 ms. Assuming Ein is 28 volts, Figure 64 shows a plot of damped waveform
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INPUT CURRENT TO FILTER
it. At t = 2 ms, input current is 74 amperes, which is below the 301-1-percent
peak rating of nominal input current (or 300 percent X 26 amperes = 78 amperes).
At 100 ms, sufficient damping has occurred to limit the input current to the
milliampere range.
The input filter is sufficient to absorb energy produced by the
80-volt transient for 104sec and limit transient input voltage to the power stage
to a safe level. The transient of 40 volts for 1 sec must not damage the inverter
components.
Feedthrough capacitors, as shown in the schematic diagram shall
be used to reduce electromagnetic interference and shall be located at the input
connector. Due to the design of the input filter, extensive RF1 filtering is not
necessary to meet the RFI requirement of the specification.
2.	 Output Filter
Discussion and data developed in the Pulse-Width Modulation
Analysis section is of great value in designing the output filter. It provides an
understanding of the waveform to he filtered and a knowledge of the power stress
on the filter. The basic function of the output filter is to shape the output of the
demodulator stage into a sinusoidal voltage with minimum distortion. It is
desirable that the filter achieve this function without introducing any unnecessary
voltage-ampere burden on the power stage and that the filter characteristics be
relatively independent of the load.
Examination of the output waveform of the power stage, Figure 35d,
which is similar to the waveform illustrated in Figure 49b, reveals the require-
ments of the transfer characteristics desired. The pulse repetition rate of this
wave is approximately 6400 Hz, which is a compromise lhetween the desirable
high frequency dictated by the filter consideration and the low frequency required
by the switching components in the power stage. Again, it is pointed out that the
modulation frequency, 6400 Hz, of the modulated waveform is twice that of the
power switching stage, 3200 Hz. This data, taken in the laboratory, indicates
that the maximum modulation index (M) that can be achieved for a similar power
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stage operating at full load is better. than 0. )5. The pulse-width modulation	 j
spectrum for a modulation inden . i 1. 9 illustrated in Figure 52 will be used to 	
^l
design the output filter. "The major frequency components of this spectrum are	 1
tabulated for easy reference in Table 5. The filter is to be designed to provide
I
2-percent maximum rms distortion. Examining Figure 52 : e ,: eals that the lowest
sideband frequency of 6 KHz is the predominate frequency that must be suppressed.
i
A reduction to 2 percent or less of the fundamental requires an approximated
reduction of 28. 9-to-2 or about 15
	
-1 in an amplitude of this frequency This
i
reduction is expressed in db by using the formula 20 log VI/V2  anal Equals abOLIt
24 db.
Various low-pass filters are analyzed on four basic requirements:
first, does the filter have enough attenuation to proN:de minimurn distortion?
second, is phase shift a minimum so as not to :effect the feedback control loops ?
third, is the voltage-ampere burden a minimurn to reduce unnecessary load on
the power stage? last., but not least, are the components of a practical size and
rating ?
The first low-pass filter configuration considered is illustrated in
Figure 65. The series L 1 C1 is tuned to the fundamental frequency of 400 Hr..
The impedance of the series L1C1 passes the fundamental ''cut is a high impedance
to the other frequency components. Let C 1 be 40 µf and use Ll - 1 / w 2 C 1 to
calculate an inductance of 4 m',i to resonant at 400 Hz. The shunt LC is tuned to
6. 4 KHz to attenuate higher-frequency components. Let C, be 6 4f and use
L2 - 1/w 2 C? to calculate an inductance of 100 µh. The voltage transfer r_itio
for this low-pass falter is
V out --
	 — --
(X L? - XC?)
V in	 (XL1 -F X L? ) - (XC l
 + XQ
Decibels of attenuation for this low-pass filter is equal to
(XL, 1
 + X I,-,,) - ( X C1 + XC2)
20 log V in	 20 log — ------ ------
V out	 j	 (X L2 - X C Z )
where X L = 21r fL, Xc = --- 12rrfC	 123
L
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FIGURE 65
SERIES TUNED FILTER
Current for full load is given by the ratio of 500 VA./ 115 volts,
which is 4. 35 amperes. The resistance of the load is the ratio of 115 volts/4. 35
amperes, which is 26 ohms. The phase angle can be calculated and is given as
0 - 
tan-1 (XL 1 - XC1) [(XL-2 - XC 2 ) 2 + (RL)21+ XL2 - XC 2 ) ( RL )2
( X L? - XC2)LRL,
Next, the voltage-ampere burden is calculated based on the 400-Hz
fundamental voltage which can attain a maximum of 211 volts peak for this
condition. The 400-Hz circulating current, with no load on the output of the filter,
is E
1	 Z
	 IIAL1 + AL2 ) - lACJ + AC2)
I
1400 Hz _	 211	 - 211
_ 24.8 amperes rms .1(9.5 + 0) - (10 + 8))
	 8.5
The 5.2-KHz component is 20 percent of the 400-Hz component, or 42 volts.
1 5.2 KHz -	
4 2
	=	 42	
= 0. 35 amperes.
1	
+ . 5) - (.25 + .4)I
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The 6-KHz component is 29 percent of the 400-Hz component, or equal to 62 volts.
16 KHz -	 -	 -
62	 62 - 
= 0.443 A .1(140 + . 5) - (. 35 + .47)1	 140
Figure 66 illustrates the attenuation and phase angle respectively
of a typical 400-Hz filter for a pulse-width modulated system. The ideal filter
has a minimum loss, or attenuation, at the basic 400 -Hz to which Ll and Cl of
Figure 65 are tuned. From 400 Hz to 1200 Hz the gain of the output filter is
notched out by a twin-tee fiiter in the feedback network. The filter has a maximum
attenuation at 6.4 KHz, and sufficiently attenuated sidebands of 6. 0 KHz and
6. 8 KHz.
The second iow-pass filter configuration considered is shown in
Figure 67. This filter must be designed to attenuate the 6 -Kliz sideband
frequency component from 28. 9 percent to 2 percent of the 400-Hz voltage
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FIGURE 67
SINGLE SECTION FILTER
To perform this reduction, an impedance ratio of 14-to- 1 between the inductor
and capacitor at this frequency (6 KHz) is required. Allowing a 5-percent
voltage dron at a full_ lead current of 4. 35 amperes r.ns requires an inductance
of Ll = 560 µh. For an impedance ratio of 14-to-1 at 6-KHz requires a
C 2
 = 20 µf. The voltage transfer ratio for this low-pass Filter is
V out	 XC1
V in	 XL'1
 + XC1
The decibels c.:' attenuation for this low-pass filter is equal to
20 log	 V in	 = 20 log	 XL'1 + XC 1V out
	 XCl
The phase angle for unity power factor is calculated from
= tan 1	
XLl (RL2 + XC12) -(RL,)2
( X C1) RL
Next, the voltage-ampere burden is calculated:
1400 Hz - t .Ll - _11- Cl I
1400 Hz =	 I1 
211
. 3 - 20 I `	 lg,
211
1 = 11. 3 amperes rms
_1 5.2 KHz =
	
42	 42
 17 - 1. 5
	
15.5 - 2.71 amperes rms
1 6 KHz =
	
62 _
20 _ 1. 3
	 18?7	 - 3. 32 amperes rms .
The last filter to be considered is a simple LC followed by a shunt
trap. This filter is illustrated in Figure 68. The shunt trap is tuned to resonance
at 6 KHz to attenuate the sideband components adjacent to 6 KHz. To minimize
12s
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FIGURE 68
SHUNT SERIES FILTER
I
the circulating currents, choose Ll to equal 1. 5 mh. The reactance of C l is
chosen to attenuate frequency components above 10 KHz. To attenuate these
higher-frequency components by 10-to-1 requires the capacitive reac±ance of
C 1 to be 1/9 the inductance reactance of Ll at 10 KHz. Therefore, C l = 1. 5 µf.
The attenuation of this filter is expressed as
attenuation in db = 20 log XLIXCI + (XLl + XC1 ) XL?, XC2
XL1 
I 
( X LZ 
- XC2) I
F.	 CONTROL FUNCTIONS
The various control functions are designed for maximum size and weight
reduction. To accomplish this, microcircuits have been used where possible
and when they fulfill circuit requirements. Since the control circuits used are
of a standard nature, it is felt that a detailed analysis of the various circuits
does not add to the report. The control circuits as well as the power circuits
are designed to provide maximum efficiency. It is stressed that if any advance
designs are generated in the other programs they should be utilized in develop-
ment of the prototype inverters. Any ie 3ign changes that add to the overall opera-
tion of the inverter should be included in the final uesign of prototype inverters.
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V. MECHANICAL DESIGN
In the design of inverters the design goal is to increase efficiency and
reduce size. Inverter efficiency determines the amount of heat generated, a
major factor in package design for the inverter. Package weight is a function
of the volume of heat to be dissipated and the cooling means used. Package
configuration is another factor which determines the overall weight of the
inverter. Physical stress requirements also influence final design weight
and must be considered with the configuration.
The package configuration illustrated in Figure 69 i.s not considered
to be a feral design, but is offered as a starting point for a possible final
design. The final de-ign will be developed in conjunction with NASA when
detailed requirements have been fully resolved.
Figure 69 offers one possible design that is strong, lightweight and
has good heat transfer to the cold plate. It is felt that the weight of this
design can meet the 15-pound maximum by balancing construction techniques
and materials against heat-dissipation requirements. Any input and output
connector arrangement can be used according to the application. The
connector shown is for illustrative purposes only.
Modular construction has been shown in this package for ease of
maintenance. This type cf potted or sealed construction also provides
local containment of any spark or fumes that might be caused by a
component failure. Modular construction also lends itself to -, wide
variety of configurations, depending upon space requirements. For truly
lightweight unitized construction, however, the components are assembled
to the base plate and the whole inverter is foamed to exclude tree air. This
foaming minimizes difficulties by extremely low pressure environment.
Circuitry is still in a modular layout pattern as in Figure 69 and accessible
by removing and repouring foam in the area affected.
A lightweight cover of aluminum that has been cased into an exo-skeletal
configuration, as shown, provides good protection for components. It also
helps to keep the base plate within flatness tolerances w :iile saving weight.
i
This cover, or a similar one, affords a high degree of accessibility and can
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FIGURE 69
500-VA INVERTER
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be designed to be removed after the inverter is installed. All components or
modules are mounted to the base plate . Heat-producing parts are attached
in such a manner that their heat is efficiently transferred to the base and
C:
	
	
to the cold surface. This relationship can be quite important since there is
no air to carry off the slight amount of heat that some components, such as
l	 resistors, generate without this convection cooling. If these parts arel	 bonded to a heatsink by a good conductive insulator, this problem is avoided.
(
	
	
Cooler components last longer and are more reliable. Modules can he
mounted so that they can be removed without exposing the machined surface
of the base plate after installation, if this adds to the inverter design.
The heat-transfer surface of the base plate has a finish of 32 micro-
inches rms maximum and is flat within 0. 010 total indicator runout. The
thermal conductivity of aluminum and that of the base plate are approximately
130 BTU/HR/Ft2 /Fo . Assuming that the cold plate can absorb 3 watts of
heat flux per square inch and that the base plate is one -•quare foot, then
3. 0 watts/lN 2 + 10. 22 BTU/HR/1N 2 + 1475 BUT/HR/Ft 2 .
Thus, the heatsink is capable of absorbing 1475 BUT/HR/Ft 2 from the
base plate. Assuming a full 50-percent overload of the inverter, or 185
watts dissipation, then
185 x 3. 4144 + 630 BTU/HR .
If we dissipate this amount through one square foot of area, we have
630/1 Ft?- + 630 BTU/HR/Ft2 , or less than half the capability of the cold
plate. At the rated load the heat dissipation is 130 watts, or less than one-
third the capacity. This is one area • ,rhere weight reduction may be possible.
r
_	 Reduction of base plate area could contribute a significant weight loss.
L
A listing is shown in Table 9 indicating power dissipation of various
circuit portions, and total power dissipation both at the 500-VA level and at
#
	
	 the 750-VA (or 50-percent overload) condition. Inverter efficiency is also
shown. It can be seen by comparing this listing with Table 10 that the heat
load has been evenly distributed over the base plate. Uniform heat distribution
improves thermal efficiency.
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TABLE 9
POWER DISSIPATION
500 VA
	
750 VA
OUTPUT FILTER
DEMODULATOR - DIODE
- TRANSISTORS
POWER STAGE - TRANSFORMER
- TRANSISTORS
DRIVES
	 - DEMODULATOR
- POWER
CONTROL
INPUT FILTER
13.5
17.3
28.6
10.b
20. 8
4.5
7.8
13.6
13.5
130.2 WATTS
20.0
25.7
38.6
19.1
34.4
4.5
7.8
13.6
21.7
185.4 WATTS
EFF.= 500	
= 79630.2	 .5% @ 500 VA
_= 80.1% C 750 VA
TABLE 10
WEIGHT ANALYSIS
VOLTAGE SENSING TRANSFORMER	 .25 lbs.
POWER STAGE DRIVE TRANSFORMER
	
.35 lbs.
SUE DRIVE TRANSFORMER	 .25 lbs.
SUB DRIVE TRANSFORMER
	
.25 lbs.
POWER TRANSFORMER
	
2.25 lbs.
CURRENT TRANSFORM' R
	 .0625 lbs.
DEODULATOR OKI . TRANSFORMER
	 .25 lbs.
ILLUSTRATED COVER & BASEPLATE ASSY.	 4.50 lbs.
INPUT FILTER ASSY.	 4.00 Ibs.
OUTPUT FILTER ASSY.
	 1.20 lbs.
TRANSISTORS - CIRCUITRY
	 2.00 lbs.
TOTAL
	
15.36 lbs.
ABOVE BASEPLATE IS 144 SQUARE INCHES IN AREA.
The final weight cannot be calculated until the ultimate configuration is
known; however, an approximate figure can be reached by examining Table 10
which lists the magnetic components, case, and other components and their
weights. The package design given in this discussion offers a good reference
until the final design is determined; .however, the weight listing indicates
that other configurations would also fall into this weight range.
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VI. R.ELIABILITY ANALYSIS
A. Prel , minary_Reliabil^_ty Ana' ry
A prellm)nary reliability analysis, sunimaTized in TaalE 11 in'?icates
a MTBF of 10, 542. ho::rs for the inverter. MIL-11DBK-21 7A, dated Decem-
ber, 1965 was %iced for the analysis calling for a temperature of ?l o ', and
stress levels normal: y emDloved. App""cat-,on K fact ,^;x s for ' ground" were
used to a&%) t generic failure rates si nce M L-STD--`156A	 cr !3it and.
ground env:r-:,im(-nta: stress as 'being equal. Lau:lch stres4: vas nc.t c.on
sidered in the prelim:!'nary analysis bic t.•D the short ^:!•_ty cj:le and relative
insignificance. Thic- design rc-preients a reliability improvennient over the
state of the art of apprcxiTnately 10 percent to 15 pe.rcen^, attributed pri-
marily to the employment cf intF gr ated circuits in the control cir curtr y-.
B. Reliabilit - Discussion
Revirz , v of the pre:iminary design Indicates that parts are conservati-,!e'y
rated and applied in accordance -&Jt li gor,d rel?.ab-iity practices. At thi3
stage of the des.g-i, proper parts selection is possi' iy tr_ee most important
re'iabil_ty consideration. For tr,:s Teas,-)n, NASA Pubh...;-,ti.cr. P?'D-600 vas
consulted as the primary source _f part selection d-ae, to the f horcagb •a:._e4^n-
ing of	 s Te ,uiTed and
	 reful -ons derat',r_= Ci othe! parts,
and vender seler_t:on. Most of the part requirements not incl-:ded In PP-0-
600 were se.,ected f-om t} e M(L--R--38l00.-k serzP (ertabii-; ed rei_abi.lity
Darts). Recen.t?-v r_evelcped parts reot-ured f.--r state-of-the-art performance
are employed ,n a trade-off basis. Des_gn techniques •-ch as cl:cppe!:
regulation and digi.tal circuitry applicatio-i a: e employed i.r. an effort to
re&ce str« ss level and reduce faihtres due tc• pa-ametex- drifts. Re-
dund-arcv formulas -.Here derived by s.mrning the appropriate rr_mber of
terms of the binomial expansion of (P. + t4 ', 2  (R- reliabili ty of a single
component or system, q == unreliability, and n _ number ;f redundant
components or systems in the configuration), Example:
TABLE I 
RELI ABI LI TY ANALYSI S SUM MARY
COMPONENT TYPE QUANTITY GENERIC FAILURE APPLICATION TOTAL ADJUSTED
RATE FACTOR FAILURE RATE
FAILURES/106HOURS FAILURES/	 106
HOURS
(Q) (GFR) (K) (Q X GFR X K)
SECTION Al
COMPOSITION RESISTORS 6 0.006 6 0.216
POTENTIOMETER 1 1.470 1.0 1.470
POWER TRANSISTORS 2 0.820 1.0 1.640
SIGNAL TRANSISTORS 3 0.195 1.5 0.876
DIODES 5 0.195 1.0 0.975
ZENER DIODES 2 0.580 1.0 1	 160
INDUCTOR 1 0.250 1.5 0.338
TANTALUM CAPACITORS 5 1.200 0.5 3.000
9.675
SECTION A2
INTVGRATcC CI:,^I;IT 	 (MIC) 5 0.400 1.0 2 000
COMPOSI T ^C" RESISTORS 21 0.006 6.0 0.756
P0TLN`!(W,ETFR 4 1.470 1.0 6 960
TANTALUM CAPACITORS R 1.200 0.5 1.200
C.*90'IC CAPAC I TORS ti O.O:o 1.0 0.100
16hAI. TRANSISl XAS 9 0.195 1	 5 2 340
ZEM^R LODES 2 0.580 i.0 1	 160
DIOL`:S ? 0.195 1.0 0.585
15.010
SECTI'.`!
MIC 3 0.400 1.0 1.200
COMPOSITION RESISTORS 28 0.006 6.0 1.008
POTENTIOMETER 6 1.470 1	 0 8.820
CERAMIC CAPACITORS 10 0.010 1.0 0.100
DIODES 7 0.195 1.0 1.365
SIGNAL TRANSISTORS 10 0.195 1.5 2 925
15	 418
SECTION A4
COMPOSITION RESISTORS 27 0.006 6.0 0 972
CERAMIC CAPACITORS 3 0.010 1.0 0 030
DIODES 2 0.195 1	 0 0.390
SIGNAL TRANSISTORS 12 0.195 1.5 3 510
POWER TRANSISTORS 6 0.820 1.0 4 920
TRANSFORMERS 3 0.250 1	 5 1	 125
10 947
SECTION A5
1	 COMPOSITION RESISTORS 24 0.006 6 0 1	 C08
POWER TRANSISTORS 14 0.820 1.0 II	 480
SIGNAL TRANSISTORS 4 0.195 1	 5 1	 170
SIGNAL DIODES 14 0.195 1.5 4.095
POWER OIOOES IB 0.900 1.0 16.200
TRANSFORMERS 10 0.250 1.5 3.756
INDUCTORS 3 0.250 1.5 1.12
TANTALUM CAPACITORS 2 1.200 0.5 1.200
INDUCTORS 3 0.250 1.5 1.123
TANTALUM CAPACITORS 3 1.200 0.5 1	 800
CERAMIC CAPACITORS 9 0.010 1.0 0 010
TRANSFORMERS 2 0.250 1.5 0.750
/.713
TOTAL 94.854
-j s
7
,
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1Deve:.,p redundancy formula fcr system employing six redundant components,
requiring four components for mission success:
n = 2
	
Oth Item	 1 st Item	 1.11d Item
R s =	 (Rs + q)6 =	 R6 +	 7R5q +	 30 R4 q2 + ----- q6.
n=0
Summing through the second team:
R s = R6 + 6R 5q + 15 R4 q2.
Substituting q = 1 -R
R s = R6 + 6R 5 (1-R) + i 5R 4 (1-R)2
= R 6 + 6R 5 -6R 5
 + 15R4 - 30 R 5 + 15 R6
R s = 1O R6 -24 R 5 +15 R4.
Since the versatility of the unit allows a number of failure-detection and
switching techniques to be employed in a redundant system, the worse-case
situation of operating redundancy is depicted in all cases. Detection and
switching circuitry is not considered. In most cases of multiple redundant
systems, failures of more than the allowed number of units would not
constitute a. catastrophic Failure but only inadequate power which could be
compensated. The probability of complete loss of power in any one of
the examples is extremely remote.
The primary virtue of the proposed inverter is its versatility. Con-
sidering only the attributes to the reliability consideration_, a few of the
redundance schemes which could be employed are discussed:
1) Paralleling single units for single-phase high-power require-
ments. Units could be paralled for power requirements with
additional units added in a redundance con-figuration to meet
reliability requirements. Simple circuitry could be employed
to detect a failure (such as high or low ^roltage, phase srift,
and high distortion) and remove it from service.
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Example:
If 2KVA of power is required with a reliability of .999 for a
fourteen-day mission, six 500-VA units in a synchronized, re-
dundance configuration would meet the requirement. Reliability
of a single unit for fourteen day: (336 hours) :
R s = e-Xt	 -.9686
A = 94.854 failures / 10 6 hours
f = mission time fourteen nhyz^.
Reliability of six units in operational redundance with four
units being required for mission success (neglecting detection
and swit,:hing):
Rp = 10 R 6 - 24 R 5 + 15 RS = 9994.
2) Paralleling single units for three-phase operation. Units could
be paralleled for three-phase operation with additional single
units added in a redundancy configuration to meet reliability
requirements.
Conventional redundance in a three-phase system would require a
completely redundant three-phase power supply and complex failure-
`
	
	
sensing and switching circuitry for a workable system. Redundarce
may be effected, however, with the proposed three-phase system
by the addition of single units and simple failure-detection andi
switching circuitry. Quantitative examples are discussed:
Example: For a fourteen-day (33%, hours) mission:
Reliability of a single unit:
R s = 3- Xt
 - . 9686.
f
^ 	 Reliability of a three-phase system employing three single units:
!	 R3 = e At 	 = .9087.
Reliability of a three-phase system employing four single units:
R4 = 4 Rs - 3 Rs = . 9942.
Reliability of a three-phase system employing five single operating
units (neglecting detection and switching):
R 5 = 6R 5 - 15RS +l OR3 = 994.
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3) Paralleling units for three-phase operation with higher power require-
ments. Single units could be paralleled for three-phase operation
where additional power is required with single units added on for
redundancy.
Example:
if 3-KVA of three-phase power is required for a fourteen-day (366 hrs)
mission:
Reliability of a single unit:
R s = .9680'.
Reliability of a three-phase, 3-KVA system employing six single
units:
R 6 - R 6 = .8258.
Reliability of a three-phase, 3-KVA system employing seven
single operating units (neglecting detection and switching) :
R7 = 7R6 -6R 7 = .9814.
Reliability of a three-phase, 3-KVA system employing eight single
operating units (neglecting detection and switching)
Rg = 21 R8 - 48R 7 = 28R 6 = .9984.
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VII. DESIGN RECOMMENDATIONS
The available information developed in the state-of-the-art study shows
that Phase-Demodulated High-Frequency Inverters offer a basic design
which fulfill , the design requirements of the proposed multi-purpose inverter.
Some of the basic requirements are more difficult than others, but it is felt
that by proper care in the final design stages, the objective can be met. The
following design recommendation is basically a step-by-step presentation of
the design specification (Section 5 of the Work Statement for Static Inverter
Development). Each paragraph is covered and changes or recommendations are
made when it is felt that the changes or recommendations result in an improved
inverter design.
The following recommendations are based on - single-phase inverter with
a 500-VA full-load rating. The single-phase units are capable of parallel, three-
phase, and parallel three-phase operation through external interconnection
with ne readjustment of internal controls. The recommendations are divided
into two sections:
1. Design Goals
2. Design Requirements .
	
1.2.0	 Design Goals
The following limits are submitted as goals: which appear
possible and can most likely be accomplished or exceeded.
Also, listed with each goal is the design limit which must
be met in the event the design goal is not accomplished.
	
1.2.1	 Efficiency
a. At full-rated load
-design goal 80 percent
-design requirement 75 percent
b. At 40-percent full-rated load
-design goal 60 percent
-design requirement 50 percent.
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1
NOTE: Full rated load 500 volt ampere
Efficiency = Power out (watts)
Power in watts
Efficiency calculation should be based
on unity PF at light load conditions and
on 0. 85 PF at full load.
1. 2. 2	 Wright
-design goal 14. 0 pounds
-dE sign requirement 17. 0 pounds maximum.
1.2.3
	 Dimensions
The final assembly configuration is to be determined by NASA
and the contractor during the development programs (Phase II).
It is noted that the design configuration is the determining factor
in the final weight; however, it -s felt that the design goal of 15
pounds can be met.
1.2.4	 Acoustic Noise
The generated acoustic noise must be below the following design
goals:
a. Sound Pressure Level :6 1'. db max broadband noise from
20-10, 000 cps.
b. Speech Interference Level: 40 db max.
1.2.5	 Reliability
The inverter must be designed to achieve a minimum reliability
of 0. 960 based on 400 hours of operation at the environments
specified herein.
f	 2.1. 0	 Design Requirements
2.1. 1	 Mission Life
The inverter must be designed to have a total mission life of
r1200 hours of operation.	 142
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# r	 2.1.2
	 Factor of Safety
Each electrical element within the inverter must be rated to
 withstand abnormal parameter variations up to 1. 5 times
	
'	 normal rated levels.
2. 2. 0	 Electrical Characteristics
2. 2.1	 Input Voltage - 28 volts DC plus or minus 4 volts.
2.2. 2	 Input Ripple
Less than 1. 5 volts rms as per MIL-STD-704, Paragraph 5. 2. 2.
2.2.3	 Input Transients
Inverter shall withstand 80 volts DC for 10 microseconds, and
40 volts DC for 1 second without damage.
2. 2.4	 Turn-ON Transient
The turn-ON transient after two milliseconds from turn ON
with the input voltage as specified in 5. 3. 3. 1 and full rated
load and power factors can not exceed 300 percent of the
	
L	 steady-state value for the same conditions. Stabilization
to within 10 percent of the steady-state values of input
current and output voltage must occur within 100 milli-
seconds. The inverter must stabilized to the performance
conditions of this specification within 5 seconds after turn
ON under all rated combinations of line, load, and environment.
NOTE: The input filter discussed in Section 1V E is
designed to block the 80-volt DC transient and to
limit the inrush current not to exceed 300 percent
full load current.
2.2. 5	 Less of Input Power
	
4	 It is recommended that this be restated as follows:
The unit shall be designed so as not to be damaged by removal
	
!-	 of input voltage or reduced input voltage. The inverter design
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does not contain the required circuitry to accomplish this; however,
it is felt that this should be included to protect the inverter from low
input voltage.
2.2.6	 Three-Phase Output Voltage
115 volts rms plus or minus 1 percent line to neutral (3-prase. 4-wire
systems) over rated load, input, and envire mental conditions.
2. 2. 7	 Output Voltage Transient
The output voltage shall remain within 115 Vrms plus cr minus 10
percent for any step load or line change within the specified normal
limits. Recovery to steady-state limits must be within 2. 5 m -
seconds. Transient voltage in excess of 225 volts peak must not
appear at the output under any condition.
2. 2.8
	 Output Voltage Modulation
'
	
	 As per MIL-STD-704, paragraph 5. 1. 3. 6 except that maximum
a.mplituele must not exceed 2. 0 volts peak.
2.2.9
	
Output Frequency Modulation
The output frequency modulation must not exceed 0. 5 cycles per
second under any load and power factor combination specified
herein.
2. 2. 10 L,:ad
0-500 volt amperes (VA) per module based on three modules
per each three-phase inverter.
2.2.11 Pcwer Factor
a. All load levels: 0. 65 lagging to 0. 80 leading.
b. 0 to 30 percent of rated load: 0. 8 to 0. 1 leading.
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2.2.12	 Overload
The inverter must be capable of withstanding a 150-percent over-
load for a 10-minute period while supplying an output voltage within
the limits of paragraph 2. 2. 6. The inverter will be protected from a
20-second overload or short circuit condition and must return to
normal operation automatically upon the remeva.l of the overload or
short circuit. It is recommended that the 14-ampere reference be
removed, unless it is necessary, to allow more freedom in design.
2.2.13 Frequency
a. External Synchronization: 400 cps, plus or minus 1 percent.
SiL al Characteristics:
1. Frequency: 6400 pps.
2. Duty Cycle: 50 percent, plus or minus 1 percent.
3. Amplitude: Pulse ON: +3.0 volts.. plus or minus 0. 5 volts.
Pulse OFF: 0 volts, plus 0. 5 minus 0 volts.
4. Frequency Stability: 10 parts per million.
5. Source and inverter impedances: 100 ohms, plus or minus
10 percent.
6. Rise Time: 1.0 microsecond.
7. Decay Time: 1. 0 microsecond.
b. Free-Running Mode: 400- cps, plus or minus 2 percent.
2.2.14 Waveform
As specified in MIL-STD- 71 04, Paragraph 5. 1. 3. 5.
2. 2. 15 Isolation
The AC output and DC input must be electrically isolated from each
ether and from the case except for Radio Frequency Interference
Feed-through capacitors which may be grounded to the case. No
breakdown shall occur when 400 volts DC is applied between the
input power terminals and the inverter case, and 750 volts DC
between the AC output terminals and the case.
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2. 2. 16 Ripple Generation
The inverter must not superimpose onto the DC input line any
voltage in excess of 0. 5 volts peak between DC and 15 KC when
measured across an input source with ar. impedance of 500
millichms. (This requirement can be met, however; weight and
size can be reduced if the source impedance is reduced or the
ripple voltage raised. The source impedance should be related
to frequency, if possible, to make it possible t^ desi gn an input
filter that provides optimum performance with a. minimum weight. )
2. 2. 17 Mctzr Starting
The inverter must be capable of starting an induction motcr load
while simultaneously supplying 60 percent of its rated output.
The motor load shall be simulated by connecting two fans (Rotro^
Manufacturing Company Type AXIMAX-3, single-phase, motor
series 528YS) in parallel across the output and disconnecting one
of the fans after 5 seconds. The fans start simultaneously.
2.2. 18 Parallel and Three-Phase Operation
The individual single-phase inverters must be capable of being
interconnected for any combination of parallel and/or three-
phase operation. (It has been assumed that parallel and three-
phase operation must be through external connection only and that
no cor_trcl or power readjustments•
 are required or perml.tted.
This is not stated and should be if it iS a requirement. If it is not,
then the proposed design could be simplified. )
2.2. 19 Electromagnetic Interference
The equipment must meet the design, quality assurance testing.
a^_d documentation requirements of MIL-I-26600 and MSC addendum
ASPO-EMI-10A. In case of a conflict in specification. t} , tests and
requirements specified in MIL-I-26600 and MSC addendum A.SPO--
EMI-10A can not be superseded by any other test cr requirement
included in these specificaticns. (This requ^- rerr_ent does not pose
the normal problem due to nature of the des,gr. Tlie recommended
design does not have the oroblcrns associated with ;cw-frequency
ripple due to the nature of its design (illustrated in Appendix B). )
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2.2. 20 Dielectric Strength
Electrical parts and subassemblies prior to being wired must be
capable of withstanding an electrical potential of 1500 volts rms,
60 cps in accordance with MIL-STD-202, Method 301 between
insulated points and case, without electrical breakdown. Criterion
of Failure:
a. Breakdown, or
b. Current flow in excess of 500 microamps.
All items which cannot be tested for dielectric strength will be
subject to approval.
2.2. 21 Protective Devices
Protective devices which require replacement or manuz^.l resetting
are not to be used.
2.3.0	 Mechanical Characteristics
2. 3. 1	 Thermal Requirements
a. The major heat-dissipating elements of the power inverter must
be mounted on a heatsirk, one surface of which n- ust be exposed on
the module for external conduc*'.on cooling. For design_ purposes
the inverter assembly is considered thermally isolated from all
conducting structures. Spacecraft mounting surface must have at
least 200 square inches of contact area.
b. Heat Flcw - Maximum allowable heat flux in any portion
	 tre
inverter: 3. 0 watts per square inch.
C. Thermal Conductivity - Heatsi.r_k to cold plate: 100 BUT/HR/Ft2/OF.
d. Heatsink surface:
Finish:
	
32 microinches rms max.
F! ^,.tness: Within 0. 010 inches total indicated run o-A.
14-
2.3.2	 Sealing
The inverter must be designed such that those portions of the circuit
that will burn, spark, or outgas because of electrical overload or
short circuit are hermetically sealed or potted. Potting must be of
the closed-cell foam type which does not supp^rt combustion.
2. 3. 3	 Vibration Isolators
The inverter must be designed such that vibration isolators are not
required.
2.4.0	 Environmental
2.4.1	 Temperature Limits
a. Operating Ambient: 0-1600F
b. Cold Plate Coolant Temperature: 35 OF min to 135 0 F max.
2.4.2	 Temperature Sensors
Temperature sensors must be incorporated at critical points to pro-
vide an external indication of excessive temperature conditions.
The temperature sensors must he provided as shown necessary by
the reliability and maintainability studies to be performed during the
Development Stage.
2.4. 3	 Thermal Vacuum
The inverter will be exposed to a vacuum of 1. 0 X 10- 5
 millimeters
Mercury. The unit must be operated at full lead over the a*.nbient
temperature range given in 5. 3. 5. 1 a.
2. 4. 4	 Shock
The unit must be capable of withstanding a peak acceleration of 20g.
The shock pulse waveform will be a. saxtooth with an 11 millisecond
rise tirre and a 1 millisecond decay. The unit will be op .--rating during
this test and must remain within specified tolerances.
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	2.4.5	 Vibration
a. Sinusoidal: 5-100 cps - Linear increase from 0.3g at 5 cps to
8. 5g at 100 cps.
100 - 300 cps - 8. 5g.
300 - 2000 cps - Linear decrease from 8. 5g at 300 cps to 5g at
2000 cps.
Sweep Rate: 1/2 octave per minute for 2 cycles in each of three
mutually perpendicular axes.
b. Random: 20-85 cps - 0.041 g`/cps
85 - 100 cps - 12db/oct ri )e.
100 - 1000 cps - 0. 078g 2 / cps.
1000 - 1200 - 12 db/oct roll-off.
1200- 2000 - 0.041g2/cps.
Vibration in three mutually perpendicular axes, 17 minutes in each
ax2 S.
Ambient temperature: 1600F.
Inverter will be operated and must remain within specified tolerances.
	
2.4. 6	 Acoustic Susceptibility
The inverter must be capabie of withstanding a scur_d pressure
level of 140 db overall with a frequency range of 4. 7 to 9, 600 cps.
	
2.4.7	 'Test Points
An adequate number of test points must be provided for each sub-
assembly to facilitate isolation of :cults in the inverter.
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Patent	 #3,160,829,	 Dec..	 8,	 196
185 'rinverter Starting lr_aitry" D.	 F Murphy
Patent	 #3,160,450 1	Dec,	 8 1	 96+
186 Three Lev-i Converter" ^.	 0. Gr.;udis
Patent	 #3,155,8 4 5,	 Nov	 3,	 1'964
187 "Voitage Stabilizing Systems" G	 M 5-e-11
?arent	 #3,i55,8y+,	 INIov.	 ^,	 1964
188 "Circuit	 for rr^jte-..ting a Load Circui`
Fr m lnitiai rower Supply Voltage
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Patent	 #3,155,8 4 17 ,	 Nov	 S,	 ;964
189 "Frequency Synthesis System f-:r Muiti-
Frequ°n V	 Irar:srnitter-Reoei.er" A.	 h: Wulfsberg
Patent	 #3,155,90',	 NDv, .	 3,	 1964
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Patent	 #3,15„8)8,	 Nov.	 ',	 i9b4
i9i "Regu.ated Power Conversion Syste=m". G	 ^-,1 Mezar-s
Patent	 #3,152,296
Reference
ND.	 Title	 Author
192	 "An All Solid State Cycle Converter" 	 G. J. Hoolboom
193	 "The Frequency Converter approach to
A Variable Speed Constant Frequency
System",	 L R. Peaslee etal
A=EE raper, 60-1076
i94 "Frecise Frequency Generation From an
Unregulated Shaft"	 .	 .	 .	 .	 .	 . K. M.	 Cnirgwin
L.	 J.	 Stratton
AlEE Transactions, Appiications and J.	 R.	 Toll
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195 "A Filter for Silicon-Controlled Rectifier
CommAtation and Harmonic At .ena.ation in
High	 Power	 Inverters",	 .	 .	 .	 .	 .	 .	 _	 .	 . R.	 R.	 Ott
Communications and Electronics
May	 19 63, pp	 259-262
196 "Proseation Circuit for Transistor Power
Supp ly". A.	 Noyes, Jr.
Patent	 #3,161,834,	 Dec.	 15,	 1964
197 "Self-Oscillatory DC to AC Inverters with
Magnetic Amplifier C=trols" A.	 G,	 Lloyd
Patent	 #3,!61,837,	 Dec.	 15,	 !964
198 "'Transistor Oscillator inverter with
Series Load in Feedbaok Circuit" D.	 G. Wilson
Patent	 #3,!6;,785,
	
Jan	 5,	 1965
199 "Isolating and Frequency Multiplying Circuit
Employing Varactor Diodes"	 ,	 ..	 .	 .	 .	 . J. M.	 Barringer
Patent #3,A3, I , Dec,
	
29,	 1964
200 "TransistJr Converter Circuit" 	 -	 . J	 E. Murphy
Fasen:	 #5,0413,764,	 Aug.	 7,	 1962
201 "Specifying the Besi Transistor for
Power
	
Inverters"	 .	 .	 .	 .	 .	 .	 .	 . Robert Bolvin
Eiectroni_ Equgme nt Engineering, Oct.	 1964,
pv 55-55
202 "Sweep Test ricks Best Transistors to
Bar Inductive Load Damage"	 .	 .	 . Jerry Miller
Electronic Desi^n, Oct. 26, 1964
203 "Controlled Frequency alternating
Current
	 System".	 .	 ,	 .	 .	 , R	 D.	 Jessee
Patent 0,170,107, Feb 	 A, i965
204 "Voi?age to Frequency Converter" S.	 A.	 Schwartz
Pa`eni	 #3,169,2i3,	 Feb..	 9,	 1965
Reference
No. _	 - Title	 - -- Author	 —
205	 __ - "Frequency-Dividing Circuit" R.	 A. Kaenel -
---	 -- _-	 Patent	 #3,170,069: Feb.	 16,	 1965	 -_--- -
206	 _ "Automatic Electric Power Regulator" A.	 R. Perrins
Patent	 #3,161,819, Dec.	 15,	 1964
"Handbook of Noise Control". C.M. Rarris^ Phi
M^Graw-Hill Book Co., Inc.	 -==
208 - "Modulation Theory".	 .= .	 . _ H.	 S.-Black
D. Van Nostrand Co., 	 Inc.	 1953-
209 "Distortion in Pulse-Duration Modulation". E.	 R. Kretzer	 --
- Proceedings of the IRE, New York, Vol. 	 35 - - -
--
1947,
	 pp.	 1230-1235 -	 --
210 "New Results in the Calculation of -- - -
-
__
-	 Modulation Products"	 :--e	 . W.	 R. Bennett	 -
—_ The Bell System Technical Journal
., -_
-_	 New York ^ Vol -.	 12, April 1933, pp .	 228-243
21_1_ =- - "Parallel Inverter and Converter -
- Operation and Improvements in
Transformers	 _^ -	 .	 ._ .	 -	 --_ NASA =
(G . W . Ernsbergep_
(H.R. Howell)
(A.R. Baker)	 -
NASA Report --Westinghouse Electric Corp. — --
Contract No. NAS 3- 2 792 =	 -	 - -—
"Optimization Study of High Power12 _—
° Static Inverters and Converters"	 . agg3	 . NASA = --
-	 - (R.	 G: Kline, etal)
---- NASA Report - TRW Inc,
Contract No. NAS 3-2785
	 -	 - -- _ - —
-
213 "5KW Pulse Width Modulated Static Inverter NASA= =	 -
-	
-
(W. V.= Peterson)
(R. J.- Resch)	 --
NASA Report - TRW Inc.-_—
Contract No. NAS 3-6475
214 = "A Handbook on Electrical Filters' White -_
— — Electro-
_
--	
-	 -	
—_- Magnetics, Inc. ---
- White Eleccromagnetics, Inc. 1963
- --
=215 "Pulse Width Modulated Inverters for = 	 - -
-_ =	 AC Motor Drives"	 .	 .	 .	 .	 .	 .	 .	 , B. Mokrytzki
￿- International Convention Record,_ ---IEEE
-
-`	 Part d t IEEE International Convention, - _	 -
- — New York, N.Y. , Marcia 1966	 --- —	 ---
DIX B
PHASE - DEMODULATED HIGH FREQUEN
— INVERTER DESIGNS
The follolw ng st of Mase -Demodulated High-Frequency Inverter designs
is furnished to provide a reference as to what additiot. d design work is and
has beendone in this area.
	 - =-
The basic design concept was proved out in a 200-VA, single-phase, --
variable-frequency inverter. This inverter operated like a low-frequency
tDC to 400 Hz) amplifier in that the output reference voltage was taken from --
a function generator. -
 The design d-d not include a feedback circuit so the out-
put (voltage and frequency) was a direct function of the reference signal. This
design was used to prove the basic Phase-Demodulated High-Frequency Inverter
concept.-:	 _
The second design is a tie-phase, 3-KVA, 50 -Hz inverte_-
presently being evaluated by Varo and the U.S. Army Engineering Research
and Development Laboratories under Contract DA-44-009-AMC-992(T).
A photograph of this inverter is shown in Figure 70. The inverter input is
28 volts DC nominal.= The output voltage is 115 volts rms line-to-neutral, --
three-phase, wye. The unitkas an efficiency at 3 KW of 73 percer.c. Tile
no-load to full-load regulation is 2 percent. - The inverter was initially sub-
ject to noise pickap in the-control stage which resulted in 10 percent output
distortion at 60 Hz. A redesign has reduced this distortion to less thar_ 4 per-
cent. Additional redesigns are being considered to up the output power to
3750 VA and make the output frequency selectable between 50, 60, and 400 Hz.
The third inverter being developed under ERDL Contract No. DA-44 -009-
AMC-137 (T) is a 4-KVA Thermionic Silent Running Power Supply. The input
power is 4 volts DC derived from a thermionic fuel cell. The output is to be
two high-frequency squarewaves ^hase shifted 90 degrees capable of being phase-
demodulated to produce a 115-volt, 50, 60, or 400-Hz output. This is a
	 --
feasibility study to determine if a 2400-Hz Phase-Demodulator Power Stage
can be constructed to operate off of the 4 volt thernionic fuel cell.
_	 B-1
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Figure 70.- ThrowPhase-KVA,	 Inverter.
The fourth desi,clt, Model 4367, is a 250-VA, single - phase multiple-
frequency invert;. The output of this inverter can be selected to provide
28 volts DC, 125 watts, or 115 volts AC at 50, 60, or 400 Hz. The output
voltage regulation of this unit is ± 2 percent. The frequency regulation is
± 0. 25 percent. The weight of this inverter is 12 pounds. A picture of this
inverter is provided in Figure 71.
This inverter as wAll as the other inverters already described i,diJ p^---
vided extensive infc-_nation for this design. A few of the various o.ttp. t.
waveshapes from -che inverter are illustrated in Figures 2 throug;::,2. _ -
Figures '2 and 79 show aie output voltage of this inverter at an out-
put frequency of 400 Hz. Figure 74 illustrates the unfiltered waveform out
of the demodulator at an output frequency of 400 Hz. It is very interesting
to note how closely this corresponds with the calculated or constructed wave-
form of Figure 15p.
	 -	 - - - - - -
_
	
	 Figure 75 illustrates the output voltage and output current at 400 H z.
Figure 76 shows the output current at-a different power level. — - - — -
Figure 77 through 79 show the input voltage being modulated and the 
-
--- effects of this modulation on the output. These different figures are for
-
different modulation rates, 1 Hz to 10 Hz. = The low frequency was used
	 -
since this is where this type problem shows up the most. The 250-VA
-- 	 = inverter does not have an input filter, only 750 µfd of capacitance on the
— input of the unit. It is also noted that the output variation or modulation peak
to peak is about the same or slightly less thzn the input modulation. The
	 - --
_ amount of output modulation is a function of the regulation of the unit. If th_s
-- unit had a better regulation loop or required better regulation, then the output
—= modulation would decr ease as a function of the improvement in regulati on. —
Figure 83 illustrates the circuit used to modulate the input line.
Inspection of this circuit shows that ;ne source impedance is fairly high- —_
--- during modulation.due to the modulator.--  The high-frequency noise on 	
-	
-
I W_ the input line is noise generated by the inverter and reflec^ed to the source.
￿
Use of an input filter as illustrated in the proposed design_ rvduc 	 c_iis n ; sa_ _
to the required level. —	 _	 ==___-	 B-3
Figure 80 illustrates the affect of a step load (0-150 VA) on the inverter
wheii the input is being modulated at a 5-Hz rate. The only change is a drop
in output voltage at the point of the application of the load. It is felt that the
high input impedance affected the output regulations somewhat. The effect
of the, same load is illustrated in Figure 81 at a slower sweep rate a id without
the input modulator in the circuit. The point of load application is hard to
locate on the trace since it only appears as a bump in part of a quarter of
a cycle. The picture illustrated has two traces as the first sweep did nct
catch the load change.
Figure 82 illustrates the starting ability of the 250-VA inverter. The
sweep illustrated shoves the inverter starting a 1/4-inch (Ramp) Black and
Decker Drill.
Figures 72 through 76 illustrate the 250-VA, 400-Hz operation while
Figures 77 through 82 illustrate its operation at 60 Hz. Additional tests
and data have been taken from this design as well as the other designs and.
applied to this program. Any additional design data generated will be
used in the prototype design of Phase II.
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FIGURE 72
OUTPUT VOLTAGE
115 VOLTS RMS
50 VOLTS/CM
1.0 M SEC/CM
NO LOAD
FIGURE 73
OUTPUT VOLTAGE
115 VOLTS RMS
50 VOLTS/CM
0.5 M SEC/CM
NO LOAD
FIGURE 74
UNFILTERED DEMODULATED
VOLTAGE
200 VOLTS/CM
0.5 M SEC/CM
B-b
FIGURE 75
TOP: OUTPUT VOLTAGE
115 VOLTS RMS
100 VOLTS/CM
0.5 M SEC/CM
BOTTOM: OUTPUT CURRENT
1.1 AMPERE RM.c
1.0 AMPERE/CM
0.5 M SEC/CM
FIGURE 76
OUTPUT CURRENT
2.0 AMPERES RMS
1.0 AMPERE/CM
0.5 M SEC/CM
R-7
FIGURE 77
UPPER TRACE:
INPUT MODULATED D.C.
VOLTAGE
MODULATING FREQ -IHZ
SCALE -5 V/cm
LOWER TRACE:
OUTPUT A.C.. VOLTAGE
SCALE -10 V/cm
SWEEP:
200 M sec/cm
FIGURE 78
UPPER TRACE:
INPUT MODULATED D.C.
VOLTAGE
MODULATING FREQ -5HZ
SCALE -5 V/cm
LOWER TRACE:
OUTPUT A.C. VOLTAGE
SCALE -10 V/cm
SWEEP:
50 M sec/cm
FIGURE 79
^rWA^^IAIY^^
UPPER TRACE:
INPUT MODULATED D.C.
VOLTAGE
MODULATING FREQ -IOHZ
LOWER TRACE:
OUTPUT A.C. VOLTAGE
SWEEP:
20 M sec/cm
w
rlmll
..ft..
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FIGURE 81
115 VOLTS RMS
0-150 VA LOAD CHANGE
VERTICAL SCALE: 50 V/cm
SWEEP: 20 M sec/cm
FIGURE 82
OUTPUT: STARTING CURRENT
LOAD: BLACK & DECKER
1/4 (2 AMP) DRILL
VERTICAL: 2 AMP/cm
SWEEP:	 .2 sec/cm
FIGURE 80
NO LOAD TO 150 VA LOAD
UPPER TRACE:
INPUT MODULA(ED D.C.
VOLTAGE
MODULATING FREQ -5HZ
SCALE -5 V/cm
LOWER TRACE:
OUTPUT A.C. VOLTAGE
SCALE -10 V/cm
SWEEP:
100 M sec/cm
I  nATi r- uevr-i
D-'1
! iV 1202AS 92
1300
H PWD
MOD 202A
FUNCTION
GENERATOR
+	 -
H. LAB
	 VARO
MOD 520A	 MOD 4367
POWER
	 250 VA
SUPPLY	 INVERTER
FIGURE 83
MODULATION CIRCUIT
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TOLERANCE
± 5%
± 5%
± 5%.
± 5io
±10/
± 1%0
± 5%
±lUf
+lO f
i 1Of
+104
± 1%
APPENDIX C
Dh7AILED PARTS LIST
SECTION Al
PART	 VALUE
xl 3.9x 2 W
R2 leo 2 W
R3 6.2Y. 4 !tip
R4 100 2 W
R5 500 2 W Potentiometer
R6 1.62K 2 W
R7 620	 2 W
Cl 47 ufd 50 WVDC
C 3 60 ufd 35 WVDC
C4 22 ufd 35 WVDC
C5 22 v.fd 20 WVDC
Ll 4 mY
CR1 UTRll
CR2 "'L1702
CR3 1N;b8
CR4 1N292Q
CR5 LN754A
CR6 1N158
CR7 LT750A
Ql,Q5 S2N930
Q2 2N696
Q3 2N3879
Q4 S2N2034A
SECTION A2
i I
I I
PART	 VALUE
Rl 52K 2 W Potentiometer
R2 68.8K 2 W
R3,R20 2.7K 2 W
R4,R25 2.2K 2 W
R5,R16 390
	 12
R6,R17 100	 2 w
R7, R13 10K a W Potentiometer
R8 68K,^ W
R9,R10 51 ohm 2 W
Rll 620 ohm 2 W
R12 47K z W
R14 33K 2 W
R15 10K 1 W Potentiometer
R18,R21 7.96K 2 W
R19 39K 2 W
R22 1K 2 W
R23 33K 2w
R24 15K 2 W
Cl 47 ufd 20 WVDC
C2 .01 ufd 20 WVDC
C 3 .33 ufd 35 WVDC
C4 10 ufd 20 WVDC
c 5 390 uufd 35 WVDC
C6 5000 uufd 35 WVDC
C7 .005 ufd 35 WVDC
C8 .1 ufd 35 WVDC
C9,C10 .01 ufd 35 WVDC
C11 .005 ufd 35 WVDC
C12 39 ufd. 10 WVDC
CR1 IN914
CR2 1Nf46
CR3,CR4 1N4001
Ql,Q2,Q3 S2N697
Q4 S2N2412
Q5,Q7,Q8 S2N930
Q6 S2N491
Zl,Z2,z3,z5 •	 CD2203
Z4 NA702
TOLERANCE
f10J
± 5%
± 5%
± 5%
+ 5%
±10 el.
+ 5^°
+ 5%
+ 5%
± 5%
+10%
± if
± 1^
+ 5%
+ 5I
± 5%
{ 10
± 1%
lOf
L, 
1%
±10%
+ 10
+ if
+10J
± if
± 1^
+10%
{	 C-2
ICURRENT SENSING TRANSFORM
A2-Tl
3II I ^
2 cam` I	 Lf
CORE	 — 6T-5340-D1
URNS	
- N1-2 30T #35 H.F.
N3-4 32T #35 H.F.
SIZE	 - 3/4" X 3/4" X 1/2"
WEIGHT	 - .1 lbs.
j
i
i
i
SECTION A3
PART
Rl
R2
R3
R4
R5
R6
R7,R15,R16,R17,R18
R8
R9
R10
Rll
R12
R13
R14
R19
R20
R21 ,R33
R22,R30
R23
R24,R28
R25,R29
R26
R27
R31,R34
R32
Cl
C2,C3
C4
C5
c6
^7
C8
C9, C10
CR1,CR3,CR5,CR6,CR7
CR2,CP4
Z1
z2,z3
Ql1Q3,Q91Q10
Q2
Q4
Q5,Q6,Q7,Q8
VALUE
5.6K 2 w
2.2K 2 W
3.9K 2 W
5K 2 W Potentiometer
2K -1
470
 2 W
10K 2 W Potentiometer
1OK2W
330
 2 w
2.7K 2 W
220 2 W
5.6x 2 W
3.3x2W
16K L W
6.2K 2 W
5.6K - W
2.2K z W
5.6x 2 W
820 1 W
10K -1
91 .1 w
820 2 W
4.7K2w
2702w
4-7K -21
4 0 uufd 20 WVDC
120 uufd 50 WVDC
10 ufd 15 WVDC
.0068 of 20 WVDC
5 ufd 20 WVDC
75 ufd 20 WVDC
.015 ufd 50 WVDC
10 ufd 15 WVDC
S1N916B
1N2929
CA3000
CD-C-203
S2N597
S2Nll32
2N3250
S2N930
TOLERANCE
± 5%
± 5%
± 5%
101.
± 5%
± 5%
10
± 5%
±yp
± 5%
+ 5%
± 5%-
± 5%
± 5%
± 5%
± 5/
+ 5%
T 5%
± 5%
t 5%
± 5%
± 5%
± 5%
+ 5%
+ 5%
±10%
±100
+100
±loo
±100
±100
± if
±10,1,40
C-4
SECTION A4
PART	 VALUE
Rl,R3,R5
R2,R4,R6 7.5K 2 W
R7,R9
R10,R12 2.7K	 W
R13,R15,R17
R14,R16,R18 1.8K 2 W
R19,R21,R20 100	 1 w
R22,R24,R26
R23,R25,R27 27	 2 W
Cl,C2,C3 10 ui, 20 WVDC
CR2, CR3 LVl001
CR1 1,4821
Ql,Q.2,Qz
Q4,Q5,Qc S2;4y30
QIO,Qll,Q12 S-".
	 697
Ql 3, n i4, QlJ
Q,16 , Q  T , ( 18 2ff 5897
TOLERANCE
± 5%
± 5%
± 5%
i' 5%
± 50
±10%
[	 1
1
^y5
I ^^I3	 ^	 8
II ^ yI
2	 {	 5I
I	 bI
3c	 I
SUB DRIVE TRANSFORMER
A4 - Tl
Core	 - 6T-5958-D2
Turns	 -	 N1-2 - 195T #30 H.F.
Bifilar
N2-3 - 195T #30 H.F.
N4-5 -	 31T #21 H.F.
Bifilar
N5-6 -	 31T #21 H.F.
N7-8
Weight	 - 0.25 lbs.
Size	 -	 1-1/2 X 1-1/2 X 3/4
A4-T2, A4-T3
Core	 - 6T-5958-D2
Turns	 - NJ-2 - 195T #30 H.F.
Bifilar
N2-3 - 195T #30 H.F.
N4-5 - 31T #21 H.F.
Bifilar
N5-6 - 31T #21 H.F.
Weight	 - .25 lbs.
Size	 - 1-1/2 X 1-1/2 X 3/4
C-6
1SECTION A5
PART VALUE TOLERANCE
R1,R2,R3
R4, R5, R6 .75	 5 W if
R7,R8,R9,R10 330	 W 5%
Rll,R12,R13,R14 100	 W 5%
R15,R16,R17,R18
R19,R20,R21,R22 1	 5 W 1%
R23,R24,R25
R26,R27,R28 .025 ohm 10 W 1%.
C9 100 ufd 100 V lO f
a	 C1,C2,C12,C15 .005 ufd 3 KV disc. ceramic 	 10%
C3,C4,C5,C6 1000 uufd feedthrough	 1.5%
Erie 2499-003
C7,C8,C10,Cll
C13,C14 5000 uufd feedthrough	 1.50
Erie 2499-003
C -7
POWER STAGE DRIVE TRANSFORMER
A5 - T1
Core	 -	 6T-5504-D2	 Toroid
I
y	 Turns	 -	 N1-2 - 159T #22 H.F. 	 Bifilar
N2-3 - 159T #22 H.F.
I
I S	 N4-5 -	 18T #17 H.F.
I Bifilar
--C) N5-6 -	 18T #17 H.F.
3 I Weight	 -	 . 35 lbs.
Size	 -	 1-1/2 X 1-1/2 X 3/4
A5 - T2, A5 - T3
	
y	 Core	 - 6T-5958-D2
I c	 5	 Turns	 - N1-2 - 195T #31
Bifilar
	
I_a 6
	 N2-3 - 195T #31
1
Z	 I	 N4-5 - 317T #25 H.F.'
(	 Bifilar
I ^Q
	N7-8 - 317T #25 H.F.
1 N5_6 - 317T #40 H.F.
3	 (	 Bifilar
	
` 9
	
N8-9 - 317T #40 H.F.
Weight	 - .25 lbs.
Size	 - 1-1/2 X 1-1/2 X 3/4
C-8
CURRENT TRANSFORMER
A5 - T4,T5,T6,T7
Core	 - A206068-2 (Arnold) Toroid
Turns	 - N1-2	 100	 #22 H.F.
N3-4	 5 #20 H.F.
Weip,ht	 - 1 oz.
Size	 - 1.00" X .450"
-c 3
G _._	 I	
--L y
	
cr-.^ I	 y
l^
Z	 I
I
3 (>	 I	 5
A5 - T8
Core
	 - 2 ea. 50001-2A Toroid
Turns	
- N1-2 - 9T #12
Fifilar
N2-3 - 9T #12
N4-5 - 70T #13 Single
Weight	 - 2-1/4 lbs.
Size	 - 2-1/2 X 3-1/2 X 3-1/2
C-9
ISOLATION TRANSFORMER
_ A5 - T9
T--^ 3 CORE -	 EE-24-25
(. TURNS -	 N1-2- 2 t erns #16 H.F.I
I I ^_^ 5 N3-4- 50 turns #35 H.F.
1 I --fi 6 Bifilar
N4- 5- 50 turns #35 H.F.
N6-7- 30 turns #35 H- F.
i SIZE -	
lit
	 X 1" X l"
N5	 T10
1	 I' CODE -	 E1-375 - Silicon
-^ I TURNS -	 Ni-2 - 900T	 #40 H.F.
< I
z c} J	 I ^--^, 4 N3-4 - 5 DT	 #35 H.F.
WEIGHT -	 .25	 lbs.
SIZE -	 1-1/2 X 1-1/2 X 1-112
i
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INPUT FILTER
A5 - FL1
L3
Ll
Core
Turns
Weight
Size
L2
Core
Turns
Weight
Size
L3
55252-A2
10T #10
.5 lbs.
1-3/4 x 1-3/4 x 3/4
55583-A2
5T #10
.25 lbs.
1-112 X 1-112 X 3/4
Core	
- 55583-A2
Turns	 - 4T #10
Weight	 - . 25 lbs.
Size	 - 1-112 X 1-1/2 X 3/4
Cl
2350 mfd. Tantalum wet slug
Similar to GE CL5 CN441MP3
Special package to achieve weight reduction
C2
1775 mfd. ( Packaged with Cl)
C 3	 142C mfd. ( Packaged with Cl)
C-11
L2.
I
C2
L, g
OUTPUT FILTER
A5 - F-'
i
LEA
LlA, L1B
Core
Turns
Weight
Size
L2
Core
Turns
Weight
Size
- 55928-A2 - Toroid
- 61T #16 H.F.
- .3 lbs.
- 1.5 x 1-> -, 1
- 55 11- 08-A2	 - Toroid
- 59T #18 H.F.
- .25 lbs.
- 1.5 x 1.5 x .77
1
1.5 mfd. Dg-155
Metallized Mylar
Size: 1.68" X .i3" X .92"
Cl
C2
2 mfd. Dg-205
Metallized Mylar
Size: 1.68" X .84" X 1.06"
